## PROGRAMMING MANUAL

The SGS-THOMSON family of 16-bit microcontrollers offers devices that provide various levels of peripheral performance and programmability. This allows each specific application to be equiped with the microcontroller that fits best to the required functionality and performance.
The SGS-THOMSON family concept provides an easy path to upgrade existing applications or to climb the next level of performance in order to realize a subsequent more sophisticated design. Two major characteristics enable this upgrade path to save and reuse almost all of the engineering efforts that have been made for previous designs:

- All family members are based on the same basic architecture
- All family members execute the same instructions (except for upgrades for new members)

The fact that all members execute the same instructions (almost) saves knowhow with respect to the understanding of the controller itself and also with respect to the used tools (assembler, disassembler, compiler, etc.).
This instruction set manual provides an easy and direct access to the instructions of the SGS-THOMSON 16 -bit microcontrollers by listing them according to different criteria, and also unloads the technical manuals for the different devices from redundant information.
This manual also describes the different addressing mechanisms and the relation between the logical addresses used in a program and the resulting physical addresses.
There is also information provided to calculate the execution time for specific instructions depending on the used address locations and also specific exceptions to the standard rules.

## Description Levels

In the following sections the instructions are compiled according to different criteria in order to provide different levels of precision:

- Cross Reference Tables summarize all instructions in condensed tables
- The Instruction Set Summary groups the individual instructions into functional groups
- The Opcode Table references the instructions by their hexadecimal opcode
- The Instruction Description describes each instruction in full detail

All instructions listed in this manual are executed by the following devices:
ST10R165, ST10F167 and derivatives.
A few instructions (ATOMIC and EXTended instructions) have been added for these devices and are not recognized by the following devices:
ST10F166, ST10R166, ST10166, ST10F160.
These differences are noted for each instruction, where applicable.

[^0]
## Table of Contents

1 INTRODUCTION AND OVERVIEW ..... 3
EXTR ..... 77
1.1 Addressing Modes .....  3
1.2 Instruction State Times ..... 10
2 INSTRUCTION SET SUMMARY ..... 15
2.1Short Instruction Summary ..... 15
2.2 Instruction Set Summary ..... 18
2.3 Instru2ction Opcodes ..... 29
3 INSTRUCTION SET ..... 35
Instruction Description ..... 35
ADD ..... 41
ADDB ..... 42
ADDC ..... 43
ADDBC ..... 44
AND ..... 45
ANDB ..... 46
ASHR ..... 47
ATOMIC ..... 48
BAND ..... 49
BCLR ..... 50
BCMP ..... 51
BFLDH ..... 52
BFLDL ..... 53
BMOV ..... 54
BMOVN. ..... 55
BOR ..... 56
BSET ..... 57
BXOR ..... 58
CALLA ..... 59
CALLI ..... 60
CALLR ..... 61
CALLS ..... 62
CMP ..... 63
CMPB ..... 64
CMPD1 ..... 65
CMPD2 ..... 66
CMPI1 ..... 67
CMPI2 ..... 68
CPL. ..... 69
CPLB ..... 70
DISWDT ..... 71
DIV ..... 72
DIVL ..... 73
DIVLU ..... 74
DIVU ..... 75
EINIT ..... 76
EXTP ..... 78
EXTPR ..... 79
EXTS ..... 80
EXTSR ..... 81
IDLE ..... 82
JB ..... 83
JBC ..... 84
JMPA ..... 85
JMPI ..... 86
JMPR ..... 87
JMPS ..... 88
JNB ..... 89
JNBS ..... 90
MOV ..... 91
MOVB ..... 92
MOVBS ..... 93
MOVBZ ..... 94
MUL ..... 95
MULU ..... 96
NEG ..... 97
NEGB ..... 98
NOP ..... 99
OR ..... 100
ORB ..... 101
PCALL ..... 102
POP ..... 103
PRIOR ..... 104
PUSH ..... 105
PWRDN ..... 106
RET ..... 107
RETI ..... 108
RETP ..... 109
RETS ..... 110
ROL ..... 111
ROR ..... 112
SCXT ..... 113
SHL. ..... 114
SHR ..... 115
SRST ..... 116
SRVWDT ..... 117
SUB ..... 118
SUBB ..... 119
SUBC ..... 120
SUBCB ..... 121
TRAP ..... 122
XOR ..... 123
XORB ..... 124

## 1 INTRODUCTION AND OVERVIEW

### 1.1 Addressing Modes

The SGS-THOMSON 16-bit microcontrollers provide a large number of powerful addressing modes for access to word, byte and bit data (short, long, indirect), or to specify the target address of a branch instruction (absolute, relative, indirect). The different addressing modes use different formats and cover different scopes.

## Short Addressing Modes

All of these addressing modes use an implicit base offset address to specify an 18 -bit or 24 -bit physical address (ST10X166 devices use a 18 -bit physical address).
Short addressing modes allow to access the GPR, SFR or bit-addressable memory space:
Physical Address $=$ Base Address $+\Delta_{\star}$ Short Address

Note: $\Delta$ is 1 for byte GPRs, $\Delta$ is 2 for word GPRs.

| Mnemonic | Physical Address |  | Short Address Range |  | Scope of Access |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rw | (CP) | $+2^{*} \mathrm{Rw}$ | Rw | = 0... 15 | GPRs | (Word) |
| Rb | (CP) | + 1*Rb | Rb | = 0... 15 | GPRs | (Byte) |
| reg | 00'FE00h 00'F000h (CP) (CP) | $\begin{aligned} & +2^{*} \mathrm{reg} \\ & +2^{*} \mathrm{reg}{ }^{*} \\ & +2^{*}(\text { reg } \wedge 0 \mathrm{Fh}) \\ & +1^{*}(\text { reg } \wedge 0 \mathrm{Fh}) \end{aligned}$ | $\begin{array}{\|l\|l} \text { reg } \\ \text { reg } \\ \text { reg } \\ \text { reg } \end{array}$ | $\begin{aligned} & =00 \mathrm{~h} \ldots \mathrm{EFh} \\ & =00 \mathrm{~h} . . \mathrm{EFh} \\ & =\text { F0h...FFh } \\ & =\text { F0h...FFh } \end{aligned}$ | SFRs <br> ESFRs <br> GPRs <br> GPRs | (Word, Low byte) <br> (Word, Low byte) ${ }^{*}$ ) <br> (Word) <br> (Bytes) |
| bitoff | 00'FD00h 00'FFOOh (CP) | + 2*bitoff <br> $+2^{*}$ (bitoff^FFh) <br> $+2^{*}$ (bitoff^OFh) | bitoff bitoff bitoff | $\begin{aligned} & =00 \mathrm{~h} . .7 \mathrm{Fh} \\ & =80 \mathrm{~h} . . \text { EFh } \\ & =\text { F0h...FFh } \end{aligned}$ | RAM SFR GPR | Bit word offset Bit word offset Bit word offset |
| bitaddr | Word offset as with bitoff. Immediate bit position. |  | bitoff bitpos | $\begin{aligned} & =00 \mathrm{~h} \ldots \text {..FFh } \\ & =0 \ldots . .15 \end{aligned}$ | Any single bit |  |

${ }^{\text {*) }}$ The Extended Special Function Register (ESFR) area is not available in the ST10X166 devices.

## ST10 Programming Manual

## Addressing Modes (Cont'd)

Rw, Rb: Specifies direct access to any GPR in the currently active context (register bank). Both 'Rw' and ' Rb ' require four bits in the instruction format. The base address of the current register bank is determined by the content of register CP. 'Rw' specifies a 4-bit word GPR address relative to the base address (CP), while 'Rb' specifies a 4 bit byte GPR address relative to the base address (CP).
reg: $\quad$ Specifies direct access to any (E)SFR or GPR in the currently active context (register bank). 'reg' requires eight bits in the instruction format. Short 'reg' addresses from 00h to EFh always specify (E)SFRs. In that case, the factor ' $\Delta$ ' equates 2 and the base address is 00 'FE00h for the standard SFR area or 00'FE00h for the extended ESFR area. 'reg' accesses to the ESFR area require a preceding EXT*R instruction to switch the base address (not available in the ST10X166 devices). Depending on the opcode of an instruction, either the total word (for word operations) or the low byte (for byte operations) of an SFR can be addressed via 'reg'. Note that the high byte of an SFR cannot be accessed via the 'reg' addressing mode. Short 'reg' addresses from F0h to FFh always specify GPRs. In that case, only the lower four bits of 'reg' are significant for physical address generation, and thus it can be regarded as being identical to the address generation described for the 'Rb' and 'Rw' addressing modes.
bitoff: Specifies direct access to any word in the bit-addressable memory space. 'bitoff' requires eight bits in the instruction format. Depending on the specified 'bitoff' range, different base addresses are used to generate physical addresses: Short 'bitoff' addresses from 00h to 7Fh use 00'FD00h as a base address, and thus they specify the 128 highest internal RAM word locations (00'FD00h to 00'FDFEh). Short 'bitoff' addresses from 80h to EFh use 00'FF00h as a base address to specify the highest internal SFR word locations (00'FF00h to 00'FFDEh) or use 00'F100h as a base address to specify the highest internal ESFR word locations (00'F100h to 00'F1DEh). 'bitoff' accesses to the ESFR area require a preceding EXT*R instruction to switch the base address (not available in the ST10X166 devices). For short 'bitoff' addresses from FOh to FFh, only the lowest four bits and the contents of the CP register are used to generate the physical address of the selected word GPR.
bitaddr: Any bit address is specified by a word address within the bit-addressable memory space (see 'bitoff'), and by a bit position ('bitpos') within that word. Thus, 'bitaddr' requires twelve bits in the instruction format.

SES-THOMSON
WhROE LETRONTE

## Addressing Modes (Cont'd)

## Long Addressing Mode

This addressing mode uses one of the four DPP registers to specify a physical 18-bit or 24-bit address. Any word or byte data within the entire address space can be accessed with this mode.
The second generation of ST10 devices, such as the ST10R165 or the ST10F167 also support an override mechanism for the DPP adressing scheme.
Note: Word accesses on odd byte addresses are not executed, but rather trigger a hardware trap.
After reset, the DPP registers are initialized in a way that all long addresses are directly mapped onto the identical physical addresses, within segment 0.

Any long 16-bit address consists of two portions, which are interpreted in different ways. Bits $13 . . .0$ specify a 14 -bit data page offset, while bits $15 . .14$ specify the Data Page Pointer ( 1 of 4 ), which is to be used to generate the physical 18 -bit or 24 -bit address (see figure below).

Figure 1. Interpretation of a 16-bit Long Address


The ST10X166 devices support an address space of up to 256 KByte, while the second generation of ST10 devices support an address space of up to 16 MByte, so only the lower four or ten bits (respectively) of the selected DPP register content are concatenated with the 14-bit data page offset to build the physical address.

The long addressing mode is referred to by the mnemonic 'mem'.

| Mnemonic | Physical Address | Long Address Range | Scope of Access |
| :---: | :---: | :---: | :---: |
| mem | (DPP0) \|| mem^3FFFh <br> (DPP1) \|| mem^3FFFh <br> (DPP2) \|| mem^3FFFh <br> (DPP3) \|| mem^3FFFh | 0000h...3FFFh 4000h...7FFFh 8000h...BFFFh C000h...FFF Fh | Any Word or Byte |
| mem | pag \|| mem^3FFFh | 0000h...FFF Fh (14-bit) | Any Word or Byte |
| mem | seg \|| mem | 0000h...FFF Fh (16-bit) | Any Word or Byte |

scs-rtomson

## Addressing Modes (Cont'd)

## DPP Override Mechanism in the second generation of ST10 devices

Other than the older devices from the ST10X166 group the second generation of ST10 devices such as the ST10R165 or the ST10F167 provide an override mechanism that allows to bypass the DPP addressing scheme temporarily.
The EXTP(R) and EXTS(R) instructions override this addressing mechanism. Instruction EXTP(R) replaces the content of the respective DPP register, while instruction EXTS(R) concatenates the complete 16 -bit long address with the specified segment base address. The overriding page or segment may be specified directly as a constant (\#pag, \#seg) or via a word GPR (Rw).

Figure 2. Overriding the DPP Mechanism


## Indirect Addressing Modes

These addressing modes can be regarded as a combination of short and long addressing modes. This means that long 16-bit addresses are specified indirectly by the contents of a word GPR, which is specified directly by a short 4 -bit address ('Rw'=0 to 15). There are indirect addressing modes, which add a constant value to the GPR contents before the long 16-bit address is calculated. Other indirect addressing modes allow decrementing or incrementing the indirect address pointers (GPR content) by 2 or 1 (referring to words or bytes).
In each case, one of the four DPP registers is used to specify physical 18-bit or 24-bit addresses. Any word or byte data within the entire memory space can be addressed indirectly.
Note: The exceptions for instructions EXTP(R) and EXTS $(R)$, ie. overriding the DPP mechanism, apply in the same way as described for the long addressing modes.
scs-phomson
WICROELECTRONTE

## Addressing Modes (Cont'd)

Some instructions only use the lowest four word GPRs (R3...R0) as indirect address pointers, which are specified via short 2-bit addresses in that case.
Note: Word accesses on odd byte addresses are not executed, but rather trigger a hardware trap.
After reset, the DPP registers are initialized in a way that all indirect long addresses are directly mapped onto the identical physical addresses.
Physical addresses are generated from indirect address pointers via the following algorithm:

1) Calculate the physical address of the word GPR, which is used as indirect address pointer, using the specified short address ('Rw') and the current register bank base address (CP).

## GPR Address $=(C P)+2$ * Short Address

2) Pre-decremented indirect address pointers ('-Rw’) are decremented by a data-type-dependent value ( $\Delta=1$ for byte operations, $\Delta=2$ for word operations), before the long 16-bit address is generated:
$($ GPR Address $)=($ GPR Address $)-\Delta$; [optional step!]
3) Calculate the long 16-bit address by adding a constant value (if selected) to the content of the indirect address pointer:

## Long Address $=($ GPR Pointer $)+$ Constant

4) Calculate the physical 18-bit or 24-bit address using the resulting long address and the corresponding DPP register content (see long 'mem' addressing modes).

> Physical Address = (DPPi) + Page offset
5) Post-Incremented indirect address pointers ('Rw+') are incremented by a data-type-dependent value ( $\Delta=1$ for byte operations, $\Delta=2$ for word operations):
$($ GPR Pointer $)=($ GPR Pointer $)+\Delta$; [optional step!]

The following indirect addressing modes are provided:

| Mnemonic | Particularities |
| :--- | :--- |
| $[R w]$ | Most instructions accept any GPR (R15...R0) as indirect address pointer. <br> Some instructions, however, only accept the lower four GPRs (R3...R0). |
| $[R w+]$ | The specified indirect address pointer is automatically post-incremented by 2 or 1 (for word or byte <br> data operations) after the access. |
| [-Rw] | The specified indirect address pointer is automatically pre-decremented by 2 or 1 (for word or byte <br> data operations) before the access. |
| $[R w+\# d a t a 16]$ | The specified 16-bit constant is added to the indirect address pointer, before the long address is <br> calculated. |

## Addressing Modes (Cont'd)

## Constants

The ST10 Family instruction set also supports the use of wordwide or bytewide immediate constants. For an optimum utilization of the available code storage, these constants are represented in the instruction formats by either $3,4,8$ or 16 bits. Thus, short constants are always zero-extended while long constants are truncated if necessary to match the data format required for the particular operation (see table below):

| Mnemonic | Word Operation | Byte Operation |
| :--- | :--- | :--- |
| \#data3 | $0000 \mathrm{~h}+$ data3 | $00 \mathrm{~h}+$ data3 |
| \#data4 | $0000 \mathrm{~h}+$ data4 | $00 \mathrm{~h}+$ data4 |
| \#data8 | $0000 \mathrm{~h}+$ data8 | data8 |
| \#data16 | data16 | data16 $\wedge$ FFh |
| \#mask | $0000 \mathrm{~h}+$ mask | mask |

Note: Immediate constants are always signified by a leading number sign '\#'.

## Branch Target Addressing Modes

Different addressing modes are provided to specify the target address and segment of jump or call instructions. Relative, absolute and indirect modes can be used to update the Instruction Pointer register (IP), while the Code Segment Pointer register (CSP) can only be updated with an absolute value. A special mode is provided to address the interrupt and trap jump vector table, which resides in the lowest portion of code segment 0 .

| Mnemonic | Target Address |  | Target Segment | Valid Address Range |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| caddr | (IP) | = caddr | - | caddr | = 0000h...FFFEh |
| rel | $\begin{array}{\|l\|} \hline(\mathrm{IP}) \\ (\mathrm{IP}) \end{array}$ | $\begin{aligned} & =(\mathrm{IP})+2^{\star} \mathrm{rel} \\ & =(\mathrm{IP})+2^{\star}(\sim \mathrm{rel}+1) \end{aligned}$ | - | rel <br> rel | $\begin{aligned} & =00 \mathrm{~h} . .7 \mathrm{Fh} \\ & =80 \mathrm{~h} . . . \mathrm{FFh} \end{aligned}$ |
| [Rw] | (IP) | $=\left((C P)+2^{*} \mathrm{Rw}\right)$ | - | Rw | = $0 . . .15$ |
| seg | - |  | $(\mathrm{CSP})=$ seg | seg | = 0... 3 |
| \#trap7 | (IP) | $=0000 \mathrm{~h}+4^{*}$ trap7 | $(C S P)=0000 \mathrm{~h}$ | trap7 | = 00h...7Fh |

## Addressing Modes (Cont'd)

caddr: Specifies an absolute 16-bit code address within the current segment. Branches MAY NOT be taken to odd code addresses. Therefore, the least significant bit of 'caddr' must always contain a ' 0 ', otherwise a hardware trap would occur.
rel: This mnemonic represents an 8-bit signed word offset address relative to the current Instruction Pointer contents, which points to the instruction after the branch instruction. Depending on the offset address range, either forward ('rel'= 00h to 7Fh) or backward ('rel'= 80h to FFh) branches are possible. The branch instruction itself is repeatedly executed, when 'rel' = '-1' $\left(\mathrm{FF}_{\mathrm{h}}\right)$ for a word-sized branch instruction, or 'rel' = '-2' (FEh) for a double-word-sized branch instruction.
[Rw]: In this case, the 16-bit branch target instruction address is determined indirectly by the content of a word GPR. In contrast to indirect data addresses, indirectly specified code addresses are NOT calculated via additional pointer registers (eg. DPP registers). Branches MAY NOT be taken to odd code addresses. Therefore, the least significant bit of the address pointer GPR must always contain a '0', otherwise a hardware trap would occur.
seg: Specifies an absolute code segment number. The devices of the ST10X166 group support 4 different code segments, while the devices of the second generation of ST10 support 256 different code segments, so only the two or eight lower bits (respectively) of the 'seg' operand value are used for updating the CSP register.
\#trap7: Specifies a particular interrupt or trap number for branching to the corresponding interrupt or trap service routine via a jump vector table. Trap numbers from 00h to 7Fh can be specified, which allow to access any double word code location within the address range 00'0000h...00'01FCh in code segment 0 (ie. the interrupt jump vector table).
For the association of trap numbers with the corresponding interrupt or trap sources please refer to chapter "Interrupt and Trap Functions".

### 1.2 Instruction State Times

Basically, the time to execute an instruction depends on where the instruction is fetched from, and where possible operands are read from or written to. The fastest processing mode is to execute a program fetched from the internal ROM. In that case most of the instructions can be processed within just one machine cycle, which is also the general minimum execution time.
All external memory accesses are performed by the on-chip External Bus Controller (EBC), which works in parallel with the CPU. Mostly, instructions from external memory cannot be processed as fast as instructions from the internal ROM, because some data transfers, which internally can be performed in parallel, have to be performed sequentially via the external interface. In contrast to internal ROM program execution, the time required to process an external program additionally depends on the length of the instructions and operands, on the selected bus mode, and on the duration of an external memory cycle, which is partly selectable by the user.
Processing a program from the internal RAM space is not as fast as execution from the internal ROM area, but it offers a lot of flexibility (ie. for loading temporary programs into the internal RAM via the chip's serial interface, or end-of-line programming via the bootstrap loader).
The following description allows evaluating the minimum and maximum program execution times. This will be sufficient for most requirements. For an exact determination of the instructions' state times it is recommended to use the facilities provided by simulators or emulators.
This section defines the subsequently used time units, summarizes the minimum (standard) state times of the 16-bit microcontroller instructions, and describes the exceptions from the standard timing.

## Time Unit Definitions

The following time units are used to describe the instructions' processing times:
[ $f_{\mathrm{CPU}}$ ]: CPU operating frequency (may vary from 1 MHz to 20 MHz ).
[State]: One state time is specified by one CPU clock period. Henceforth, one State is used as the basic time unit, because it represents the shortest period of time which has to be considered for instruction timing evaluations.

[ACT]: This ALE (Address Latch Enable) Cycle Time specifies the time required to perform one external memory access. One ALE Cycle Time consists of either two (for demultiplexed external bus modes) or three (for multiplexed external bus modes) state times plus a number of state times, which is determined by the number of waitstates programmed in the MCTC (Memory Cycle Time Control) and MTTC (Memory Tristate Time Control) bit fields of the SYSCON/BUSCONx registers.

In case of demultiplexed external bus modes:

$$
\begin{aligned}
1 * \mathrm{ACT} & =(2+(15-\mathrm{MCTC})+(1-\mathrm{MTTC})) * \text { States } \\
& =100 \mathrm{~ns} \ldots 900 \mathrm{~ns} ; \text { for } f_{\mathrm{CPU}}=20 \mathrm{MHz}
\end{aligned}
$$

In case of multiplexed external bus modes:

$$
\begin{aligned}
1 * A C T & =3+(15-\text { MCTC })+(1-M T T C) * \text { States } \\
& =150 \mathrm{~ns} \ldots 950 \mathrm{~ns} ; \text { for } \mathrm{f} \mathrm{CPU}=20 \mathrm{MHz}
\end{aligned}
$$

SES-THOMSON
Wiciroellerronics

## Instruction State Times (Cont'd)

The total time ( $T_{\text {tot }}$ ), which a particular part of a program takes to be processed, can be calculated by the sum of the single instruction processing times ( $T_{\text {In }}$ ) of the considered instructions plus an offset value of 6 state times which considers the solitary filling of the pipeline, as follows:
$T_{\text {tot }}=T_{l 1}+T_{l 2}+\ldots+T_{l n}+6 *$ States
The time $T_{\text {In }}$, which a single instruction takes to be processed, consists of a minimum number ( $T_{\text {Imin }}$ ) plus an additional number ( $T_{\text {ladd }}$ ) of instruction state times and/or ALE Cycle Times, as follows:
$T_{\text {In }}=T_{\text {Imin }}+T_{\text {ladd }}$

## Minimum State Times

The table below shows the minimum number of state times required to process an instruction fetched from the internal ROM ( $T_{\text {Imin }}(R O M)$ ). The minimum number of state times for instructions fetched from the internal RAM ( $T_{\operatorname{Imin}}(R A M)$ ), or of ALE Cycle Times for instructions fetched from the external memory ( $T_{\text {Imin }}(\mathrm{ext})$ ), can also be easily calculated by means of this table.
Most of the 16-bit microcontroller instructions - except some of the branches, the multiplication, the division and a special move instruction - require a minimum of two state times. In case of internal ROM program execution there is no execution time dependency on the instruction length except for some special branch situations. The injected target instruction of a cache jump instruction can be considered for timing evaluations as if being executed from the internal ROM, regardless of which memory area the rest of the current program is really fetched from.
For some of the branch instructions the table below represents both the standard number of state times (ie. the corresponding branch is taken) and an additional $T_{\operatorname{lmin}}$ value in parentheses, which refers to the case that either the branch condition is not met or a cache jump is taken.

## Minimum Instruction State Times [Unit = ns]

| Instruction | $\begin{array}{\|l} \hline T_{\text {Imin }}(\text { ROM }) \\ {[\text { States }]} \end{array}$ |  | $\begin{aligned} & \text { TImin } \\ & \text { (@ } 20 ~ M H z ~ C P U ~ c l o c k) ~\end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| CALLI, CALLA | 4 | (2) | 200 | (100) |
| CALLS, CALLR, PCALL | 4 |  | 200 |  |
| JB, JBC, JNB, JNBS | 4 | (2) | 200 | (100) |
| JMPS | 4 |  | 200 |  |
| JMPA, JMPI, JMPR | 4 | (2) | 200 | (100) |
| MUL, MULU | 10 |  | 500 |  |
| DIV, DIVL, DIVU, DIVLU | 20 |  | 1000 |  |
| MOV[B] Rn, [Rm+\#data16] | 4 |  | 200 |  |
| RET, RETI, RETP, RETS | 4 |  | 200 |  |
| TRAP | 4 |  | 200 |  |
| All other instructions | 2 |  | 100 |  |

## Instruction State Times (Cont'd)

Instructions executed from the internal RAM require the same minimum time as if being fetched from the internal ROM plus an instruction-length dependent number of state times, as follows:

For 2-byte instructions: $T_{\operatorname{Imin}}(R A M)=T_{\operatorname{Imin}}(R O M)+4 *$ States
For 4-byte instructions: $T_{\text {Imin }}(R A M)=T_{\operatorname{Imin}}(R O M)+6 *$ States

In contrast to the internal ROM program execution, the minimum time $T_{\operatorname{Imin}}$ (ext) to process an external instruction additionally depends on the instruction length. $T_{\operatorname{lmin}}(\mathrm{ext})$ is either 1 ALE Cycle Time for most of the 2 -byte instructions, or 2 ALE Cycle Times for most of the 4 -byte instructions. The following formula represents the minimum execution time of instructions fetched from an external memory via a 16-bit wide data bus:

For 2-byte instructions: $T_{\operatorname{Imin}}(e x t)=1 * A C T+\left(T_{\operatorname{Imin}}(R O M)-2\right) *$ States
For 4-byte instructions: $T_{\operatorname{Imin}}(e x t)=2 * A C T s+\left(T_{\operatorname{Imin}}(R O M)-2\right) *$ States

Note: For instructions fetched from an external memory via an 8-bit wide data bus, the minimum number of required ALE Cycle Times is twice the number for a 16-bit wide bus.

## Additional State Times

Some operand accesses can extend the execution time of an instruction $T_{\ln }$. Since the additional time $T_{1}$ add is mostly caused by internal instruction pipelining, it often will be possible to evade these timing effects in time-critical program modules by means of a suitable rearrangement of the corresponding instruction sequences. Simulators and emulators offer a lot of facilities, which support the user in optimizing the program whenever required.

- Internal ROM operand reads: $T_{\text {ladd }}=2$ * States

Both byte and word operand reads always require 2 additional state times.

- Internal RAM operand reads via indirect addressing modes: $T_{\text {ladd }}=0$ or 1 * State

Reading a GPR or any other directly addressed operand within the internal RAM space does NOT cause additional state times. However, reading an indirectly addressed internal RAM operand will extend the processing time by 1 state time, if the preceding instruction auto-increments or auto-decrements a GPR, as shown in the following example:

$$
\begin{array}{lll}
I_{n} & : M O V R 1,[R 0+] & \text {; auto-increment R0 } \\
I_{n+1} & : M O V[R 3],[R 2] & \\
& ; \text { if R2 points into the internal RAM space: } \\
& ; T_{\text {ladd }}=1 * \text { State }
\end{array}
$$

In this case, the additional time can simply be avoided by putting another suitable instruction before the instruction $I_{n+1}$ indirectly reading the internal RAM.
sts-THomson


## Instruction State Times (Cont'd)

- Internal SFR operand reads: $T_{\text {ladd }}=0,1 *$ State or $2 *$ States

Mostly, SFR read accesses do NOT require additional processing time. In some rare cases, however, either one or two additional state times will be caused by particular SFR operations, as follows:

- Reading an SFR immediately after an instruction, which writes to the internal SFR space, as shown in the following example:

| $I_{n}$ | $:$ MOV | T0, \#1000h | ; write to Timer 0 |
| :--- | :--- | :--- | :--- |
| $I_{n+1}:$ ADD R3, T1 | ; read from Timer 1: $T_{\text {ladd }}=1 *$ State |  |  |

- Reading the PSW register immediately after an instruction which implicitly updates the condition flags, as shown in the following example:

| $I_{n}$ | $:$ ADD RO, \#1000h | ; implicit modification of PSW flags |
| :--- | :--- | :--- |
| $I_{n+1}$ | : BAND $C, Z$ | ; read from PSW: $T_{\text {ladd }}=2 *$ States |

- Implicitly incrementing or decrementing the SP register immediately after an instruction which explicitly writes to the SP register, as shown in the following example:

In : MOV SP, \#OFB00h ; explicit update of the stack pointer
$I_{n+1}$ : SCX R1, \#1000h ;implicit decrement of the stack pointer:
: $\mathrm{T}_{\text {ladd }}=2$ * States
In these cases, the extra state times can be avoided by putting other suitable instructions before the instruction $I_{n+1}$ reading the SFR.

- External operand reads: $T_{\text {ladd }}=1 *$ ACT

Any external operand reading via a 16-bit wide data bus requires one additional ALE Cycle Time. Reading word operands via an 8-bit wide data bus takes twice as much time (2 ALE Cycle Times) as the reading of byte operands.

- External operand writes: $T_{\text {ladd }}=0 *$ State $\ldots 1 *$ ACT

Writing an external operand via a 16-bit wide data bus takes one additional ALE Cycle Time. For timing calculations of external program parts, this extra time must always be considered. The value of $T_{\text {ladd }}$ which must be considered for timing evaluations of internal program parts, may fluctuate between 0 state times and 1 ALE Cycle Time. This is because external writes are normally performed in parallel to other CPU operations. Thus, $T_{\text {ladd }}$ could already have been considered in the standard processing time of another instruction. Writing a word operand via an 8-bit wide data bus requires twice as much time (2 ALE Cycle Times) as the writing of a byte operand.

## Instruction State Times (Cont'd)

- Jumps into the internal ROM space: $T_{\text {ladd }}=0$ or 2 * States

The minimum time of 4 state times for standard jumps into the internal ROM space will be extended by 2 additional state times, if the branch target instruction is a double word instruction at a non-aligned double word location ( $x \times x 2 h, ~ x x x 6 h, ~ x x x A h, ~ x x x E h$ ), as shown in the following example:

```
label : ... ; any non-aligned double word instruction
                                : (eg. at location 0FFEh)
.... : ...
In+1 : JMPA cc-UC, label ; if a standard branch is taken:
: T Tladd = 2 * States (T T In = 6 * States)
```

A cache jump, which normally requires just 2 state times, will be extended by 2 additional state times, if both the cached jump target instruction and its successor instruction are non-aligned double word instructions, as shown in the following example:

| label | $: \ldots$. | $;$ any non-aligned double word instruction |
| :--- | :--- | :--- |
|  |  | $:$ (eg. at location 12FAh) |
| $\mathrm{I}_{\mathrm{t}+1}$ | $: \ldots$ | $;$ any non-aligned double word instruction |
|  |  | $:$ (eg. at location 12FEh) |
| $\mathrm{I}_{\mathrm{n}+1}$ | $:$ JMPR cc-UC, label | $;$ provided that a cache jump is taken: |
|  |  | $: \mathrm{T}_{\text {ladd }}=2 *$ States $\left(\mathrm{T}_{\mathrm{In}}=4 *\right.$ States) |

If required, these extra state times can be avoided by allocating double word jump target instructions to aligned double word addresses (xxx0h, xxx4h, xxx8h, xxxCh).

- Testing Branch Conditions: $T_{\text {ladd }}=0$ or $1 *$ States

Mostly, NO extra time is required for conditional branch instructions to decide whether a branch condition is met or not. However, an additional state time is required if the preceding instruction writes to the PSW register, as shown in the following example:

In : BSET USRO ; write to PSW
$I_{n+1}$ :JMPR cc-Z, label ; test condition flag in PSW: $T_{\text {ladd }}=1 *$ State
In this case, the extra state time can simply be intercepted by putting another suitable instruction before the conditional branch instruction.

## 2 INSTRUCTION SET SUMMARY

### 2.1 Short Instruction Summary

The following compressed cross-reference tables quickly identify a specific instruction and provide basic information about it. Two ordering schemes are included:
The first table (two pages) is a compressed cross-reference table that quickly identifies a specific hexadecimal opcode with the respective mnemonic.
The second table lists the instructions by their mnemonic and identifies the addressing modes that may be used with a specific instruction and the instruction length depending on the selected addressing mode (in bytes).
This reference helps to optimize instruction sequences in terms of code size and/or execution time.

| $\mathbf{\bullet}$ | $\mathbf{0 x}$ | $\mathbf{1 x}$ | $\mathbf{2 x}$ | $\mathbf{3 x}$ | $\mathbf{4 x}$ | $\mathbf{5 x}$ | $\mathbf{6 x}$ | $\mathbf{7 x}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{x 0}$ | ADD | ADDC | SUB | SUBC | CMP | XOR | AND | OR |
| $\mathbf{x} \mathbf{1}$ | ADDB | ADDCB | SUBB | SUBCB | CMPB | XORB | ANDB | ORB |
| $\mathbf{x \mathbf { 2 }}$ | ADD | ADDC | SUB | SUBC | CMP | XOR | AND | OR |
| $\mathbf{x 3}$ | ADDB | ADDCB | SUBB | SUBCB | CMPB | XORB | ANDB | ORB |
| $\mathbf{x 4}$ | ADD | ADDC | SUB | SUBC | - | XOR | AND | OR |
| $\mathbf{x 5}$ | ADDB | ADDCB | SUBB | SUBCB | - | XORB | ANDB | ORB |
| $\mathbf{x 6 ~}$ | ADD | ADDC | SUB | SUBC | CMP | XOR | AND | OR |
| $\mathbf{x 7 ~}$ | ADDB | ADDCB | SUBB | SUBCB | CMPB | XORB | ANDB | ORB |
| $\mathbf{x 8}$ | ADD | ADDC | SUB | SUBC | CMP | XOR | AND | OR |
| $\mathbf{x 9 ~}$ | ADDB | ADDCB | SUBB | SUBCB | CMPB | XORB | ANDB | ORB |
| $\mathbf{x A ~}$ | BFLDL | BFLDH | BCMP | BMOVN | BMOV | BOR | BAND | BXOR |
| $\mathbf{x B ~}$ | MUL | MULU | PRIOR | - | DIV | DIVU | DIVL | DIVLU |
| $\mathbf{x C ~}$ | ROL | ROL | ROR | ROR | SHL | SHL | SHR | SHR |
| $\mathbf{x D ~}$ | JMPR | JMPR | JMPR | JMPR | JMPR | JMPR | JMPR | JMPR |
| $\mathbf{x E ~}$ | BCLR | BCLR | BCLR | BCLR | BCLR | BCLR | BCLR | BCLR |
| $\mathbf{x F ~}$ | BSET | BSET | BSET | BSET | BSET | BSET | BSET | BSET |

Short Instruction Summary (Cont'd)

|  | $\mathbf{8 x}$ | $\mathbf{9 x}$ | Ax | Bx | Cx | Dx | Ex | Fx |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{x 0}$ | CMPI1 | CMPI2 | CMPD1 | CMPD2 | MOVBZ | MOVBS | MOV | MOV |
| $\mathbf{x 1}$ | NEG | CPL | NEGB | CPLB | - | $\boldsymbol{A T / E X T R}$ | MOVB | MOVB |
| $\mathbf{x 2}$ | CMPI1 | CMPI2 | CMPD1 | CMPD2 | MOVBZ | MOVBS | PCALL | MOV |
| x3 | - | - | - | - | - | - | - | MOVB |
| $\mathbf{x 4 ~}$ | MOV | MOV | MOVB | MOVB | MOV | MOV | MOVB | MOVB |
| $\mathbf{x 5 ~}$ | - | - | DISWDT | EINIT | MOVBZ | MOVBS | - | - |
| $\mathbf{x 6 ~}$ | CMPI1 | CMPI2 | CMPD1 | CMPD2 | SCXT | SCXT | MOV | MOV |
| $\mathbf{x 7 ~}$ | IDLE | PWRDN | SRVWDT | SRST | - | EXTP/S/R | MOVB | MOVB |
| $\mathbf{x 8}$ | MOV | MOV | MOV | MOV | MOV | MOV | MOV | - |
| $\mathbf{x 9 ~}$ | MOVB | MOVB | MOVB | MOVB | MOVB | MOVB | MOVB | - |
| $\mathbf{x A ~}$ | JB | JNB | JBC | JNBS | CALLA | CALLS | JMPA | JMPS |
| $\mathbf{x B ~}$ | - | TRAP | CALLI | CALLR | RET | RETS | RETP | RETI |
| $\mathbf{x C ~}$ | - | JMPI | ASHR | ASHR | NOP | EXTP/S/R | PUSH | POP |
| $\mathbf{x D ~}$ | JMPR | JMPR | JMPR | JMPR | JMPR | JMPR | JMPR | JMPR |
| $\mathbf{x E ~}$ | BCLR | BCLR | BCLR | BCLR | BCLR | BCLR | BCLR | BCLR |
| $\mathbf{x F ~}$ | BSET | BSET | BSET | BSET | BSET | BSET | BSET | BSET |

## Note:

- Both ordering schemes (hexadecimal opcode and mnemonic) are provided in more detailled lists in the following sections of this manual.
- The ATOMIC and EXTended instructions are not available in the ST10X166 devices.

They are marked in italic in the cross-reference table.
${ }^{1)}$ Byte oriented instructions (suffix 'B') use Rb instead of Rw (not with [Rwn]!).
2) Byte oriented instructions (suffix 'B') use \#data8 instead of \#data16.
${ }^{3)}$ The ATOMIC and EXTended instructions are not available in the ST10X166 devices.


### 2.2 Instruction Set Summary

This chapter summarizes the instructions by listing them according to their functional class. This allows to identify the right instruction(s) for a specific required function.
In addition, the minimum number of state times required for the instruction execution are given for several program execution configurations: internal ROM, internal RAM, external memory with a 16-bit demultiplexed and multiplexed bus or an 8-bit demultiplexed and multiplexed bus.
These state time figures do not take into account possible wait states on external busses or possible additional state times induced by some operand fetches.

The following notes apply to this summary:

## Data Addressing Modes

Rw: - Word GPR (R0, R1, ... , R15)
Rb: - Byte GPR (RL0, RH0, ..., RL7, RH7)
reg: - SFR or GPR
(in case of a byte operation on an SFR, only the low byte can be accessed via 'reg')
mem: - Direct word or byte memory location
[...]: - Indirect word or byte memory location (Any word GPR can be used as indirect address pointer, except for the arithmetic, logical and compare instructions, where only R0 to R3 are allowed)
bitaddr: - Direct bit in the bit-addressable memory area
bitoff: - Direct word in the bit-addressable memory area
\#data: - Immediate constant
(The number of significant bits which can be specified by the user is represented by the respective appendix 'x')
\#mask8:- Immediate 8-bit mask used for bit-field modifications

## Multiply and Divide Operations

The MDL and MDH registers are implicit source and/or destination operands of the multiply and divide instructions.

## Branch Target Addressing Modes

caddr: - Direct 16-bit jump target address (Updates the Instruction Pointer)
seg: - Direct 2-bit segment address (Updates the Code Segment Pointer)
rel: - Signed 8-bit jump target word offset address relative to the Instruction Pointer of the following instruction
\#trap7: - Immediate 7-bit trap or interrupt number.

## Instruction Set Summary (Cont'd) <br> Extension Operations

The EXT* instructions override the standard DPP addressing scheme:
\#pag10:- Immediate 10-bit page address.
\#seg8: - Immediate 8-bit segment address.

Note: The EXTended instructions are not available in the ST10X166 devices.

## Branch Condition Codes

cc: Symbolically specifiable condition codes

| cc_UC | - Unconditional |
| :--- | :--- |
| cc_Z | - Zero |
| cc_NZ | - Not Zero |
| cc_V | - Overflow |
| cc_NV | - No Overflow |
| cc_N | - Negative |
| cc_NN | - Not Negative |
| cc_C | - Carry |
| cc_NC | - No Carry |
| cc_EQ | - Equal |
| cc_NE | - Not Equal |
| cc_ULT | - Unsigned Less Than |
| cc_ULE | - Unsigned Less Than or Equal |
| cc_UGE | - Unsigned Greater Than or Equal |
| cc_UGT | - Unsigned Greater Than |
| cc_SLE | - Signed Less Than or Equal |
| cc_SGE | - Signed Greater Than or Equal |
| cc_SGT | - Signed Greater Than |
| cc_NET | - Not Equal and Not End-of-Table |

## Instruction Set Summary (Cont'd)

| Mnemonic | Description | Int. <br> ROM | Int. <br> RAM | 16-bit <br> Non | 16-bit <br> -Mux | 8-bit <br> Nux | 8-bit <br> -Mux | Mux |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | Bytes |  |
| :--- |

## Arithmetic Operations

| ADD Rw, Rw | Add direct word GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD Rw, [Rw] | Add indirect word memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADD Rw, [Rw +] | Add indirect word memory to direct GPR and post- increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADD Rw, \#data3 | Add immediate word data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADD reg, \#data16 | Add immediate word data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADD reg, mem | Add direct word memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADD mem, reg | Add direct word register to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDB $\mathrm{Rb}, \mathrm{Rb}$ | Add direct byte GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDB Rb, [Rw] | Add indirect byte memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDB Rb, [Rw +] | Add indirect byte memory to direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDB Rb, \#data3 | Add immediate byte data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDB reg, \#data16 | Add immediate byte data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDB reg, mem | Add direct byte memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDB mem, reg | Add direct byte register to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDC Rw, Rw | Add direct word GPR to direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDC Rw, [Rw] | Add indirect word memory todirect GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDC Rw, [Rw +] | Add indirect word memory to direct GPR with Carry and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDC Rw, \#data3 | Add immediate word data to direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDC reg, \#data16 | Add immediate word data to direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDC reg, mem | Add directwordmemory todirect registerwith Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDC mem, reg | Add directword register todirectmemory withCarry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDCB $\mathrm{Rb}, \mathrm{Rb}$ | Add direct byte GPR to direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDCB Rb, [Rw] | Add indirect byte memory to direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDCB Rb, [Rw+] | Add indirect bytememory to direct GPR withCarry and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDCB Rb, \#data3 | Add immediate byte data to direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDCBreg, \#data16 | Add immediate byte data to direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDCB reg, mem | Add direct bytememory to directregister with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDCB mem, reg | Add direct byte register to direct memory with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUB Rw, Rw | Subtract direct word GPR from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB Rw, [Rw] | Subtract indirect word memory from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB Rw, [Rw+] | Subtract indirect word memory from direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

SCS-THOMSON

Instruction Set Summary (cont'd)

| Mnemonic | Description | $\begin{aligned} & \text { Int. } \\ & \text { ROM } \end{aligned}$ | Int. RAM | 16-bit Non -Mux | $\begin{array}{\|l} \text { 16-bit } \\ \text { Mux } \end{array}$ | 8-bit Non -Mux | 8-bit <br> Mux | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Arithmetic Operations (cont'd) |  |  |  |  |  |  |  |  |
| SUB Rw, \#data3 | Subtract immediate word data from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB reg, \#data16 | Subtract immediate word data from direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUB reg, mem | Subtract direct word memory from direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUB mem, reg | Subtract direct word register from direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBB Rb, Rb | Subtract direct byte GPR from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBB Rb, [Rw] | Subtract indirect byte memory from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBB Rb, [Rw +] | Subtract indirect byte memory from direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBB Rb, \#data3 | Subtract immediate byte data from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBB reg, \#data16 | Subtract immediate byte data from direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBB reg, mem | Subtract direct byte memory from direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBB mem, reg | Subtract direct byte register from direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBC Rw, Rw | Subtract direct word GPR from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBC Rw, [Rw] | Subtract indirect word memory from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBC Rw, [Rw +] | Subtract indirect word memory from direct GPR with Carry and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBC Rw, \#data3 | Subtract immediate word data from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBC reg, \#data16 | Subtract immediate word data from direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBC reg, mem | Subtract direct word memory from direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBC mem, reg | Subtract direct word register from direct memory with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBCB Rb, Rb | Subtract direct byte GPR from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBCB Rb, [Rw] | Subtract indirect byte memory from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBCB Rb, [Rw +] | Subtract indirect byte memory from direct GPR with Carry and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBCB Rb, \#data3 | Subtract immediate byte data from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBCBreg, \#data16 | Subtract immediate byte data from direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBCB reg, mem | Subtract direct byte memory from direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBCB mem, reg | Subtract direct byte register from direct memory with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MUL Rw, Rw | Signed multiply direct GPR by direct GPR (16-16-bit) | 10 | 14 | 10 | 11 | 12 | 14 | 2 |
| MULU Rw, Rw | Unsigned multiply direct GPR by direct GPR (16-16-bit) | 10 | 14 | 10 | 11 | 12 | 14 | 2 |

SGS-THOMSON

Instruction Set Summary (cont'd)

| Mnemonic | Description | Int. <br> ROM | Int. <br> RAM | Non <br> Non <br> -Mux | 16-bit <br> Mux | 8-bit <br> Non <br> -Mux | 8-bit <br> Mux | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Arithmetic Operations (cont'd)

| DIV | Rw | Signed divide register MDL by direct GPR (16-/ <br> 16 -bit) | 20 | 24 | 20 | 21 | 22 | 24 | 2 |
| :--- | :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DIVL | Rw | Signed long divide register MD by direct GPR <br> (32-16-bit) | 20 | 24 | 20 | 21 | 22 | 24 | 2 |
| DIVLU | Rw | Unsigned long divide register MD by direct GPR <br> $(32-/ 16-$ bit) | 20 | 24 | 20 | 21 | 22 | 24 | 2 |
| DIVU | Rw | Unsigned divide register MDL by direct GPR <br> (16-/16-bit) | 20 | 24 | 20 | 21 | 22 | 24 | 2 |
| CPL | Rw | Complement direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CPLB | Rb | Complement direct byte GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| NEG | Rw | Negate direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| NEGB | $R b$ | Negate direct byte GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Logical Instructions

| AND | Rw, Rw | Bitwise AND direct word GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND | Rw, [Rw] | Bitwise ANDindirectwordmemory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| AND | Rw, [Rw +] | Bitwise AND indirect word memory with direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| AND | Rw, \#data3 | Bitwise AND immediate word datawith direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| AND | reg, \#data16 | Bitwise AND immediate word data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| AND | reg, mem | Bitwise AND direct word memory with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| AND | mem, reg | Bitwise AND direct word register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ANDB | $\mathrm{Rb}, \mathrm{Rb}$ | Bitwise AND direct byte GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ANDB | Rb, [Rw] | Bitwise AND indirect byte memory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ANDB | Rb, [Rw +] | Bitwise AND indirect byte memory with direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ANDB | Rb, \#data3 | Bitwise AND immediate byte data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ANDB | reg, \#data16 | Bitwise AND immediate byte data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ANDB | reg, mem | Bitwise ANDdirectbytememory withdirect register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ANDB | mem, reg | Bitwise ANDdirectbyteregisterwithdirectmemory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| OR | Rw, Rw | Bitwise OR direct word GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| OR | Rw, [Rw] | Bitwise OR indirect word memory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| OR | Rw, [Rw +] | Bitwise OR indirect word memory with direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| OR | Rw, \#data3 | Bitwise OR immediate word data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| OR | reg, \#data16 | Bitwise ORimmediateworddata withdirectregister | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| OR | reg, mem | Bitwise ORdirect wordmemory with directregister | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| OR | mem, reg | Bitwise ORdirect wordregister with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Instruction Set Summary (cont'd)

| Mnemonic | Description | Int. <br> ROM | Int. <br> RAM | 16-bit Non -Mux | $\begin{aligned} & \text { 16-bit } \\ & \text { Mux } \end{aligned}$ | 8-bit Non -Mux | 8-bit <br> Mux | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logical Instructions (cont'd) |  |  |  |  |  |  |  |  |
| ORB Rb, Rb | Bitwise OR direct byte GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ORB Rb, [Rw] | Bitwise OR indirect byte memory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ORB Rb, [Rw +] | Bitwise OR indirect byte memory with direct GPR andpost-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ORB Rb, \#data3 | Bitwise OR immediate byte data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ORB reg, \#data16 | Bitwise ORimmediate bytedatawith directregister | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ORB reg, mem | Bitwise ORdirect byte memory with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ORB mem, reg | Bitwise ORdirect byte register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XOR Rw, Rw | Bitwise XOR direct word GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XOR Rw, [Rw] | Bitwise XOR indirectwordmemory withdirectGPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XOR Rw, [Rw +] | Bitwise XOR indirect word memory with direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XOR Rw, \#data3 | Bitwise XOR immediate worddata with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XOR reg, \#data16 | Bitwise XOR immediate word data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XOR reg, mem | Bitwise XOR direct word memory with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XOR mem, reg | Bitwise XOR direct word register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XORB Rb, Rb | Bitwise XOR direct byte GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XORB Rb, [Rw] | Bitwise XOR indirect byte memory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XORB Rb, [Rw +] | Bitwise XOR indirect byte memory with direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XORB Rb, \#data3 | Bitwise XOR immediate byte data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XORB reg, \#data16 | Bitwise XOR immediate byte data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XORB reg, mem | Bitwise XORdirect bytememory withdirectregister | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XORB mem, reg | Bitwise XORdirect byteregister withdirectmemory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| Boolean Bit Manipulation Operations |  |  |  |  |  |  |  |  |
| BCLR bitaddr | Clear direct bit | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| BSET bitaddr | Set direct bit | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| BMOV bitaddr, bitaddr | Move direct bit to direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BMOVN bitaddr, bitaddr | Move negated direct bit to direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BAND bitaddr, bitaddr | AND direct bit with direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BOR bitaddr, bitaddr | OR direct bit with direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BXOR <br> bitaddr, bitaddr | XOR direct bit with direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

## Instruction Set Summary (cont'd)

| Mnemonic | Description | Int. ROM | Int. RAM | 16-bit Non -Mux | $\begin{gathered} \text { 16-bit } \\ \text { Mux } \end{gathered}$ | 8-bit Non -Mux | 8-bit <br> Mux | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Boolean Bit Manipulation Operations (Cont'd) |  |  |  |  |  |  |  |  |
| BCMP bitaddr, bitaddr | Compare direct bit to direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BFLDH <br> bitoff,\#mask8,\#data8 | Bitwise modify masked high byte of bit-addressable direct word memory with immediate data | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BFLDL <br> bitoff, \#mask8, \#data8 | Bitwise modify masked low byte of bit-addressable direct word memory with immediate data | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMP Rw, Rw | Compare direct word GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMP Rw, [Rw] | Compare indirect word memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMP Rw, [Rw +] | Compare indirect word memory to direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMP Rw, \#data3 | Compare immediate word data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMP reg, \#data16 | Compare immediate word data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMP reg, mem | Compare direct word memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPB Rb, Rb | Compare direct byte GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPB Rb, [Rw] | Compare indirect byte memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPB Rb, [Rw +] | Compare indirect byte memory to direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPB Rb, \#data3 | Compare immediate byte data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPB reg, \#data16 | Compare immediate byte data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPB reg, mem | Compare direct byte memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| Compare and Loop Control Instructions |  |  |  |  |  |  |  |  |
| CMPD1 Rw, \#data4 | Compare immediate word data to direct GPR and decrement GPR by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPD1Rw, \#data16 | Compare immediate word data to direct GPR and decrement GPR by 1 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPD1 Rw, mem | Compare direct word memory to direct GPR and decrement GPR by 1 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPD2 <br> Rw, \#data4 | Compare immediate word data to direct GPR and decrement GPR by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPD2 <br> Rw, \#data16 | Compare immediate word data to direct GPR and decrement GPR by 2 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPD2 Rw, mem | Compare direct word memory to direct GPR and decrement GPR by 2 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPI1 Rw, \#data4 | Compare immediate word data to direct GPR and increment GPR by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPI1 Rw, \#data16 | Compare immediate word data to direct GPR and increment GPR by 1 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPI1 Rw, mem | Compare direct word memory to direct GPR and increment GPR by 1 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPI2 Rw, \#data4 | Compare immediate word data to direct GPR and increment GPR by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

## Instruction Set Summary (cont'd)

| Mnemonic | Description | Int. ROM | Int. <br> RAM | 16-bit Non -Mux | $\begin{array}{\|l} \text { 16-bit } \\ \text { Mux } \end{array}$ | 8-bit <br> Non <br> -Mux | 8-bit Mux | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Compare and Loop Control Instructions (Cont'd)

| CMPI2 Rw, \#data16 | Compare immediate word data to direct GPR <br> and increment GPR by 2 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| CMPI2 Rw, mem | Compare direct word memory to direct GPR <br> and increment GPR by 2 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

## Prioritize Instruction

| PRIOR Rw, Rw | Determine number of shift cycles to normalize di- <br> rect word GPRand store result in direct word GPR |
| :--- | :--- |


| 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Shift and Rotate Instructions

| SHL | Rw, Rw | Shift left direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SHL | Rw, \#data4 | Shift left direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SHR | Rw, Rw | Shift right direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SHR | Rw, \#data4 | Shift right direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ROL | Rw, Rw | Rotate left direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ROL | Rw, \#data 4 | Rotate left direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ROR | Rw, Rw | Rotate right direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ROR | Rw, \#data4 | Rotate right direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ASHR | Rw, Rw | Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ASHR | Rw, \#data4 | Arithmetic (sign bit) shift right direct word GPR; number of shiftcycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

## Data Movement

| MOV | Rw, Rw | Move direct word GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| :--- | ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| MOV | Rw, \#data4 | Move immediate word data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | reg, \#data16 | Move immediate word data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV | Rw, [Rw] | Move indirect word memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | Rw, [Rw +] | Move indirect word memory to direct GPR and <br> post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | $[R w], R w$ | Move direct word GPR to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | $[-R W], R w$ | Pre-decrement destination pointer by 2 and <br> move direct word GPR to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | $[R W],[R W]$ | Move indirect word memory to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | $[R w+],[R w]$ | Move indirect word memory to indirect memory <br> and post-increment destination pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Instruction Set Summary (cont'd)

| Mnemonic | Description | Int. ROM | $\begin{gathered} \text { Int. } \\ \text { RAM } \end{gathered}$ | $\begin{aligned} & \text { 16-bit } \\ & \text { Non } \\ & \text {-Mux } \end{aligned}$ | $\begin{gathered} \text { 16-bit } \\ \text { Mux } \end{gathered}$ | $\begin{array}{\|l\|} \hline \text { 8-bit } \\ \text { Non } \\ \text {-Mux } \end{array}$ | 8-bit <br> Mux | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Movement (cont'd) |  |  |  |  |  |  |  |  |
| MOV [Rw], [Rw +] | Move indirect word memory to indirect memory and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV <br> Rw, [Rw + \#data16] | Move indirect word memory by base plus constant to direct GPR | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| MOV <br> [Rw+\#data16], Rw | Move direct word GPR to indirect memory by base plus constant | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV [Rw], mem | Move direct word memory to indirect memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV mem, [Rw] | Move indirect word memory to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV reg, mem | Move direct word memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV mem, reg | Move direct word register to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB Rb, Rb | Move direct byte GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB Rb, \#data 4 | Move immediate byte data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB reg, \#data16 | Move immediate byte data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB $\mathrm{Rb},[\mathrm{Rw}]$ | Move indirect byte memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB Rb, [Rw +] | Move indirect byte memory to direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB [Rw], Rb | Move direct byte GPR to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB [-Rw], Rb | Pre-decrement destination pointer by 1 and move direct byte GPR to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB [Rw], [Rw] | Move indirect byte memory to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB [Rw +], [Rw] | Move indirect byte memory to indirect memory and post-increment destination pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB [Rw], [Rw +] | Move indirect byte memory to indirect memory and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB <br> Rb, [Rw + \#data16] | Move indirect byte memory by base plus constant to direct GPR | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| MOVB <br> [Rw + \#data16], Rb | Move direct byte GPR to indirect memory by base plus constant | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB [Rw], mem | Move direct byte memory to indirect memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB mem, [Rw] | Move indirect byte memory to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB reg, mem | Move direct byte memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB mem, reg | Move direct byte register to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVBS Rw, Rb | Move direct byte GPR with sign extension to direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVBS reg, mem | Move direct byte memory with sign extension to direct word register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVBS mem, reg | Move direct byte register with sign extension to direct word memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVBZ Rw, Rb | Move direct byte GPR with zero extension to direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Instruction Set Summary (cont'd)

| Mnemonic | Description | Int. ROM | $\begin{array}{\|l\|l} \text { Int. } \\ \text { RAM } \end{array}$ | 16-bit Non -Mux | $\begin{gathered} \text { 16-bit } \\ \text { Mux } \end{gathered}$ | 8-bit Non -Mux | 8-bit Mux | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Movement (cont'd) |  |  |  |  |  |  |  |  |
| MOVBZ reg, mem | Move direct byte memory with zero extension to direct word register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVBZ mem, reg | Move direct byte register with zero extension to direct word memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| Jump and Call Operations |  |  |  |  |  |  |  |  |
| JMPA cc, caddr | Jump absolute if condition is met | 4/2 | 10/8 | 6/4 | 8/6 | 10/8 | 14/12 | 4 |
| JMPI cc, [Rw] | Jump indirect if condition is met | 4/2 | 8/6 | 4/2 | 5/3 | 6/4 | 8/6 | 2 |
| JMPR cc, rel | Jump relative if condition is met | 4/2 | 8/6 | 4/2 | 5/3 | 6/4 | 8/6 | 2 |
| JMPS seg, caddr | Jump absolute to a code segment | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| Jump and Call Operations (Cont'd) |  |  |  |  |  |  |  |  |
| JB bitaddr, rel | Jump relative if direct bit is set | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| JBC bitaddr, rel | Jump relative and clear bit if direct bit is set | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| JNB bitaddr, rel | Jump relative if direct bit is not set | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| JNBS bitaddr, rel | Jump relative and set bit if direct bit is not set | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| CALLA cc, caddr | Call absolute subroutine if condition is met | 4/2 | 10/8 | 6/4 | 8/6 | 10/8 | 14/12 | 4 |
| CALLI cc, [Rw] | Call indirect subroutine if condition is met | 4/2 | 8/6 | 4/2 | 5/3 | 6/4 | 8/6 | 2 |
| CALLR rel | Call relative subroutine | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| CALLS seg, caddr | Call absolute subroutine in any code segment | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| PCALL reg, caddr | Push direct word register onto system stack and call absolute subroutine | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| TRAP \#trap7 | Call interrupt service routine via immediate trap number | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| System Stack Operations |  |  |  |  |  |  |  |  |
| POP reg | Pop direct word register from system stack | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| PUSH reg | Push direct word register onto system stack | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SCXT reg, \#data16 | Push direct word register onto system stack und update register with immediate data | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SCXT reg, mem | Push direct word register onto system stack und update register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| Return Operations |  |  |  |  |  |  |  |  |
| RET | Return from intra-segment subroutine | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| RETS | Return from inter-segment subroutine | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| RETP reg | Return from intra-segment subroutine and pop direct word register from system stack | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| RETI | Return from interrupt service subroutine | 4 | 8 | 4 | 5 | 6 | 8 | 2 |

## Instruction Set Summary (cont'd)

| Mnemonic | Description | Int. ROM | Int. RAM | 16-bit Non -Mux | $\begin{gathered} \text { 16-bit } \\ \text { Mux } \end{gathered}$ | 8-bit Non -Mux | 8-bit Mux | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System Control |  |  |  |  |  |  |  |  |
| SRST | Software Reset | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| IDLE | Enter Idle Mode | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| PWRDN | Enter Power Down Mode (supposes $\overline{\text { NMII-pin }}$ being low) | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SRVWDT | Service Watchdog Timer | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| DISWDT | Disable Watchdog Timer | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EINIT | Signify End-of-Initialization on RSTOUT-pin | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ATOMIC \#data2 | Begin ATOMIC sequence ${ }^{*}$ ) | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTR \#data2 | Begin EXTended Register sequence *) | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTP Rw, \#data2 | Begin EXTended Page sequence*) | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTP <br> \#pag10, \#data2 | Begin EXTended Page sequence*) | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EXTPR Rw, \#data2 | Begin EXTended Page and Register sequence *) | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| System Control |  |  |  |  |  |  |  |  |
| EXTPR <br> \#pag10, \#data2 | Begin EXTended Page and Register sequence *) | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EXTS Rw, \#data2 | Begin EXTended Segment sequence*) | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTS <br> \#seg8, \#data2 | Begin EXTended Segment sequence*) | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EXTSR <br> Rw, \#data2 | Begin EXTended Segment and Register sequence | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTSR <br> \#seg8, \#data2 | Begin EXTended Segment and Register sequence ${ }^{\text {) }}$ | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| Miscellaneous |  |  |  |  |  |  |  |  |
| NOP | Null operation | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

${ }^{\text {* }}$ ) The EXTended instructions are not available in the ST10X166 devices.

### 2.3 Instruction Opcodes

The following pages list the instructions of the 16-bit microcontrollers ordered by their hexadecimal opcodes. This helps to identify specific instructions when reading executable code, ie. during the debugging phase.

## Notes for Opcode Lists

1) These instructions are encoded by means of additional bits in the operand field of the instruction

| $x 0 h-x 7 h:$ | $R w$, \#data3 | or | $R b$, \#data3 |
| :--- | :--- | :--- | :--- |
| $x 8 h-x B h:$ | $R w,[R w]$ | or | $R b,[R w]$ |
| $x C h-x F h:$ | $R w,[R w+]$ | or | $R b,[R w+]$ |

For these instructions only the lowest four GPRs, R0 to R3, can be used as indirect address pointers.
2) These instructions are encoded by means of additional bits in the operand field of the instruction

| 00xx.xxxx: | EXTS or | ATOMIC |
| :--- | :--- | :--- | :--- |
| 01xx.xxxx: | EXTP |  |
| 10xx.xxxx: | EXTSR or | EXTR |
| 11xx.xxxx: | EXTPR |  |

The ATOMIC and EXTended instructions are not available in the ST10X166 devices.

## Notes on the JMPR Instructions

The condition code to be tested for the JMPR instructions is specified by the opcode.
Two mnemonic representation alternatives exist for some of the condition codes.
Notes on the BCLR and BSET Instructions
The position of the bit to be set or to be cleared is specified by the opcode. The operand 'bitoff. n ' ( $\mathrm{n}=0$ to 15) refers to a particular bit within a bit-addressable word.
Notes on the Undefined Opcodes
A hardware trap occurs when one of the undefined opcodes signified by '----' is decoded by the CPU.

Instruction Opcodes (cont'd)

| Hexcode | Number of Bytes | Mnemonic | Operands | Hexcode | Number of Bytes | Mnemonic | Operands |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 2 | ADD | Rw, Rw | 20 | 2 | SUB | Rw, Rw |
| 01 | 2 | ADDB | $\mathrm{Rb}, \mathrm{Rb}$ | 21 | 2 | SUBB | $\mathrm{Rb}, \mathrm{Rb}$ |
| 02 | 4 | ADD | reg, mem | 22 | 4 | SUB | reg, mem |
| 03 | 4 | ADDB | reg, mem | 23 | 4 | SUBB | reg, mem |
| 04 | 4 | ADD | mem, reg | 24 | 4 | SUB | mem, reg |
| 05 | 4 | ADDB | mem, reg | 25 | 4 | SUBB | mem, reg |
| 06 | 4 | ADD | reg, \#data16 | 26 | 4 | SUB | reg, \#data16 |
| 07 | 4 | ADDB | reg, \#data8 | 27 | 4 | SUBB | reg, \#data8 |
| 08 | 2 | ADD | Rw, [Rw +] or <br> Rw, [Rw] or <br> Rw, \#data3 ${ }^{1)}$ | 28 | 2 | SUB | Rw, [Rw +] or <br> Rw, [Rw] or <br> Rw, \#data3 ${ }^{1)}$ |
| 09 | 2 | ADDB | Rb, [Rw +] or $\mathrm{Rb},[\mathrm{Rw}]$ or Rb, \#data3 ${ }^{1)}$ | 29 | 2 | SUBB | Rb, [Rw +] or $\mathrm{Rb},[\mathrm{Rw}]$ or Rb, \#data3 ${ }^{1)}$ |
| 0A | 4 | BFLDL | bitoff, \#mask8, \#data8 | 2A | 4 | BCMP | bitaddr, bitaddr |
| OB | 2 | MUL | Rw, Rw | 2B | 2 | PRIOR | Rw, Rw |
| OC | 2 | ROL | Rw, Rw | 2C | 2 | ROR | Rw, Rw |
| OD | 2 | JMPR | cc_UC, rel | 2D | 2 | JMPR | $\begin{aligned} & \hline \text { cc_EQ, rel or } \\ & \text { cc_Z, rel } \end{aligned}$ |
| OE | 2 | BCLR | bitoff. 0 | 2E | 2 | BCLR | bitoff. 2 |
| 0F | 2 | BSET | bitoff. 0 | 2F | 2 | BSET | bitoff. 2 |
| 10 | 2 | ADDC | Rw, Rw | 30 | 2 | SUBC | Rw, Rw |
| 11 | 2 | ADDCB | $\mathrm{Rb}, \mathrm{Rb}$ | 31 | 2 | SUBCB | Rb, Rb |
| 12 | 4 | ADDC | reg, mem | 32 | 4 | SUBC | reg, mem |
| 13 | 4 | ADDCB | reg, mem | 33 | 4 | SUBCB | reg, mem |
| 14 | 4 | ADDC | mem, reg | 34 | 4 | SUBC | mem, reg |
| 15 | 4 | ADDCB | mem, reg | 35 | 4 | SUBCB | mem, reg |
| 16 | 4 | ADDC | reg, \#data16 | 36 | 4 | SUBC | reg, \#data16 |
| 17 | 4 | ADDCB | reg, \#data8 | 37 | 4 | SUBCB | reg, \#data8 |

$\qquad$

Instruction Opcodes (cont'd)

| Hexcode | Number of Bytes | Mnemonic | Operands | Hexcode | Number of Bytes | Mnemonic | Operands |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 18 | 2 | ADDC | Rw, [Rw +] or <br> Rw, [Rw] or <br> Rw, \#data3 ${ }^{1)}$ | 38 | 2 | SUBC | Rw, [Rw +] or <br> Rw, [Rw] or <br> Rw, \#data3 ${ }^{1)}$ |
| 19 | 2 | ADDCB | Rb, [Rw +] or $\mathrm{Rb},[\mathrm{Rw}]$ or Rb, \#data3 ${ }^{1)}$ | 39 | 2 | SUBCB | Rb, [Rw +] or $\mathrm{Rb},[\mathrm{Rw}]$ or Rb, \#data3 ${ }^{\text {1) }}$ |
| 1A | 4 | BFLDH | bitoff, \#mask8, \#data8 | 3A | 4 | BMOVN | bitaddr, bitaddr |
| 1B | 2 | MULU | Rw, Rw | 3B | - | - | - |
| 1C | 2 | ROL | Rw, \#data4 | 3C | 2 | ROR | Rw, \#data4 |
| 1D | 2 | JMPR | cc_NET, rel | 3D | 2 | JMPR | cc_NE, rel or cc_NZ, rel |
| 1E | 2 | BCLR | bitoff. 1 | 3E | 2 | BCLR | bitoff. 3 |
| 1F | 2 | BSET | bitoff. 1 | 3F | 2 | BSET | bitoff. 3 |
| 40 | 2 | CMP | Rw, Rw | 60 | 2 | AND | Rw, Rw |
| 41 | 2 | CMPB | $\mathrm{Rb}, \mathrm{Rb}$ | 61 | 2 | ANDB | $\mathrm{Rb}, \mathrm{Rb}$ |
| 42 | 4 | CMP | reg, mem | 62 | 4 | AND | reg, mem |
| 43 | 4 | CMPB | reg, mem | 63 | 4 | ANDB | reg, mem |
| 44 | - | - | - | 64 | 4 | AND | mem, reg |
| 45 | - | - | - | 65 | 4 | ANDB | mem, reg |
| 46 | 4 | CMP | reg, \#data16 | 66 | 4 | AND | reg, \#data16 |
| 47 | 4 | CMPB | reg, \#data8 | 67 | 4 | ANDB | reg, \#data8 |
| 48 | 2 | CMP | Rw, [Rw +] or Rw, [Rw] or Rw, \#data3 ${ }^{1)}$ | 68 | 2 | AND | Rw, [Rw +] or Rw, [Rw] or Rw, \#data3 ${ }^{1)}$ |
| 49 | 2 | CMPB | Rb, [Rw +] or $\mathrm{Rb},[\mathrm{Rw}]$ or Rb, \#data3 ${ }^{1)}$ | 69 | 2 | ANDB | Rb, [Rw +] or $\mathrm{Rb},[\mathrm{Rw}]$ or Rb, \#data3 ${ }^{1)}$ |
| 4A | 4 | BMOV | bitaddr, bitaddr | 6A | 4 | BAND | bitaddr, bitaddr |
| 4B | 2 | DIV | Rw | 6B | 2 | DIVL | Rw |

Instruction Opcodes (cont'd)

| Hexcode | Number of Bytes | Mnemonic | Operands | Hexcode | Number of Bytes | Mnemonic | Operands |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4C | 2 | SHL | Rw, Rw | 6C | 2 | SHR | Rw, Rw |
| 4D | 2 | JMPR | cc_V, rel | 6D | 2 | JMPR | cc_N, rel |
| 4E | 2 | BCLR | bitoff. 4 | 6E | 2 | BCLR | bitoff. 6 |
| 4F | 2 | BSET | bitoff. 4 | 6F | 2 | BSET | bitoff. 6 |
| 50 | 2 | XOR | Rw, Rw | 70 | 2 | OR | Rw, Rw |
| 51 | 2 | XORB | $\mathrm{Rb}, \mathrm{Rb}$ | 71 | 2 | ORB | $\mathrm{Rb}, \mathrm{Rb}$ |
| 52 | 4 | XOR | reg, mem | 72 | 4 | OR | reg, mem |
| 53 | 4 | XORB | reg, mem | 73 | 4 | ORB | reg, mem |
| 54 | 4 | XOR | mem, reg | 74 | 4 | OR | mem, reg |
| 55 | 4 | XORB | mem, reg | 75 | 4 | ORB | mem, reg |
| 56 | 4 | XOR | reg, \#data16 | 76 | 4 | OR | reg, \#data16 |
| 57 | 4 | XORB | reg, \#data8 | 77 | 4 | ORB | reg, \#data8 |
| 58 | 2 | XOR | Rw, [Rw +] or <br> Rw, [Rw] or <br> Rw, \#data3 ${ }^{1)}$ | 78 | 2 | OR | Rw, [Rw +] or <br> Rw, [Rw] or <br> Rw, \#data3 ${ }^{1)}$ |
| 59 | 2 | XORB | Rb, [Rw +] or <br> $\mathrm{Rb},[\mathrm{Rw}$ ] or Rb, \#data3 ${ }^{1)}$ | 79 | 2 | ORB | Rb, [Rw +] or Rb, [Rw] or Rb, \#data3 ${ }^{1)}$ |
| 5A | 4 | BOR | bitaddr, bitaddr | 7A | 4 | BXOR | bitaddr, bitaddr |
| 5B | 2 | DIVU | Rw | 7B | 2 | DIVLU | Rw |
| 5C | 2 | SHL | Rw, \#data4 | 7C | 2 | SHR | Rw, \#data4 |
| 5D | 2 | JMPR | cc_NV, rel | 7D | 2 | JMPR | cc_NN, rel |
| 5E | 2 | BCLR | bitoff. 5 | 7E | 2 | BCLR | bitoff. 7 |
| 5F | 2 | BSET | bitoff. 5 | 7F | 2 | BSET | bitoff. 7 |
| 80 | 2 | CMPI1 | Rw, \#data4 | A0 | 2 | CMPD1 | Rw, \#data4 |
| 81 | 2 | NEG | Rw | A1 | 2 | NEGB | Rb |
| 82 | 4 | CMPI1 | Rw, mem | A2 | 4 | CMPD1 | Rw, mem |
| 83 | - | - | - | A3 | - | - | - |
| 84 | 4 | MOV | [Rw], mem | A4 | 4 | MOVB | [Rw], mem |
| 85 | - | - | - | A5 | 4 | DISWDT |  |
| 86 | 4 | CMPI1 | Rw, \#data16 | A6 | 4 | CMPD1 | Rw, \#data16 |

Instruction Opcodes (cont'd)

| Hexcode | Number of Bytes | Mnemonic | Operands | Hexcode | Number of Bytes | Mnemonic | Operands |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 87 | 4 | IDLE |  | A7 | 4 | SRVWDT |  |
| 88 | 2 | MOV | [-Rw], Rw | A8 | 2 | MOV | Rw, [Rw] |
| 89 | 2 | MOVB | [-Rw], Rb | A9 | 2 | MOVB | Rb, [Rw] |
| 8A | 4 | JB | bitaddr, rel | AA | 4 | JBC | bitaddr, rel |
| 8B | - | - | - | AB | 2 | CALLI | cc, [Rw] |
| 8C | - | - | - | AC | 2 | ASHR | Rw, Rw |
| 8D | 2 | JMPR | cc_C, rel or cc_ULT, rel | AD | 2 | JMPR | cc_SGT, rel |
| 8E | 2 | BCLR | bitoff. 8 | AE | 2 | BCLR | bitoff. 10 |
| 8F | 2 | BSET | bitoff. 8 | AF | 2 | BSET | bitoff. 10 |
| 90 | 2 | CMPI2 | Rw, \#data4 | B0 | 2 | CMPD2 | Rw, \#data4 |
| 91 | 2 | CPL | Rw | B1 | 2 | CPLB | Rb |
| 92 | 4 | CMPI2 | Rw, mem | B2 | 4 | CMPD2 | Rw, mem |
| 93 | - | - | - | B3 | - | - | - |
| 94 | 4 | MOV | mem, [Rw] | B4 | 4 | MOVB | mem, [Rw] |
| 95 | - | - | - | B5 | 4 | EINIT |  |
| 96 | 4 | CMPI2 | Rw, \#data16 | B6 | 4 | CMPD2 | Rw, \#data16 |
| 97 | 4 | PWRDN |  | B7 | 4 | SRST |  |
| 98 | 2 | MOV | Rw, [Rw+] | B8 | 2 | MOV | [Rw], Rw |
| 99 | 2 | MOVB | Rb, [Rw+] | B9 | 2 | MOVB | [Rw], Rb |
| 9A | 4 | JNB | bitaddr, rel | BA | 4 | JNBS | bitaddr, rel |
| 9B | 2 | TRAP | \#trap7 | BB | 2 | CALLR | rel |
| 9C | 2 | JMPI | cc, [Rw] | BC | 2 | ASHR | Rw, \#data4 |
| 9D | 2 | JMPR | cc_NC, rel or cc UGE, rel | BD | 2 | JMPR | cc_SLE, rel |
| 9E | 2 | BCLR | bitoff. 9 | BE | 2 | BCLR | bitoff. 11 |
| 9 F | 2 | BSET | bitoff. 9 | BF | 2 | BSET | bitoff. 11 |

## Notes:

## 3 INSTRUCTION SET

## Instruction Description

This chapter describes each instruction in detail. The instructions are ordered alphabetically, and the description contains the following elements:
-Instruction Name•Specifies the mnemonic opcode of the instruction in oversized bold lettering for easy reference. The mnemonics have been chosen with regard to the particular operation which is performed by the specified instruction.
-Syntax• Specifies the mnemonic opcode and the required formal operands of the instruction as used in the following subsection 'Operation'. There are instructions with either none, one, two or three operands, which must be separated from each other by commas:
MNEMONIC \{op1 \{,op2 \{,op3 \}\}\}
The syntax for the actual operands of an instruction depends on the selected addressing mode. All of the addressing modes available are summarized at the end of each single instruction description. In contrast to the syntax for the instructions described in the following, the assembler provides much more flexibility in writing ST10R165 programs (e.g. by generic instructions and by automatically selecting appropriate addressing modes whenever possible), and thus it eases the use of the instruction set. For more information about this item please refer to the Assembler manual.
-Operation• This part presents a logical description of the operation performed by an instruction by means of a symbolic formula or a high level language construct.
The following symbols are used to represent data movement, arithmetic or logical operators.

| Diadic operations: | (opX) | operator (opY) |
| :---: | :---: | :---: |
| $\leftarrow$ | (opY) is | MOVED into (opX) |
| + | (opX) is | ADDED to (opY) |
|  | (opY) is | SUBTRACTED from (opX) |
| * | (opX) is | MULTIPLIED by (opY) |
| 1 | (opX) is | DIVIDED by (opY) |
| $\wedge$ | (opX) is | logically ANDed with (opY) |
| $\checkmark$ | (opX) is | logically ORed with (opY) |
| $\oplus$ | (opX) is | logically EXCLUSIVELY ORed with (opY) |
| $\Leftrightarrow$ | (opX) is | COMPARED against (opY) |
| mod | (opX) is | divided MODULO (opY) |

## Monadic operations: operator (opX)

$\neg \quad(\mathrm{opX})$ is logically COMPLEMENTED

## ST10 Programming Manual

## INSTRUCTION SET (cont'd)

Missing or existing parentheses signify whether the used operand specifies an immediate constant value, an address or a pointer to an address as follows:

| $o p X$ | Specifies the immediate constant value of opX |
| :--- | :--- |
| $(o p X)$ | Specifies the contents of opX |
| $\left(o p X_{n}\right)$ | Specifies the contents of bit n of opX |
| $((o p X))$ | Specifies the contents of the contents of opX <br> (ie. opX is used as pointer to the actual operand) |
|  |  |

The following operands will also be used in the operational description:

| CP | Context Pointer register |
| :--- | :--- |
| CSP | Code Segment Pointer register |
| IP | Instruction Pointer <br> Multiply/Divide register <br> (32 bits wide, consists of MDH and MDL) |
| MD | Multiply/Divide Low and High registers (each 16 bit wide ) |
| MDL, MDH |  |
| PSW | Program Status Word register |
| SP | System Stack Pointer register |
| SYSCON | System Configuration register |
| C | Carry condition flag in the PSW register |
| V Overflow condition flag in the PSW register |  |

-Data Types• This part specifies the particular data type according to the instruction. Basically, the following data types are possible:

## BIT, BYTE, WORD, DOUBLEWORD

Except for those instructions which extend byte data to word data, all instructions have only one particular data type. Note that the data types mentioned in this subsection do not consider accesses to indirect address pointers or to the system stack which are always performed with word data. Moreover, no data type is specified for System Control Instructions and for those of the branch instructions which do not access any explicitly addressed data.

INSTRUCTION SET (cont'd)
-Description• This part provides a brief verbal description of the action that is executed by the respective instruction.
-Condition Code• This notifies that the respective instruction contains a condition code, so it is executed, if the specified condition is true, and is skipped, if it is false. The table below summarizes the 16 possible condition codes that can be used within Call and Branch instructions. The table shows the mnemonic abbreviations, the test that is executed for a specific condition and the internal representation by a 4-bit number.

| Condition Code Mnemonic cc | Test | Description | Condition Code Number c |
| :---: | :---: | :---: | :---: |
| cc_UC | $1=1$ | Unconditional | Oh |
| cc_Z | Z = 1 | Zero | 2h |
| cc_NZ | Z = 0 | Not zero | 3h |
| cc_V | $\mathrm{V}=1$ | Overflow | 4h |
| cc_NV | $\mathrm{V}=0$ | No overflow | 5h |
| cc_N | $\mathrm{N}=1$ | Negative | 6h |
| cc_NN | $\mathrm{N}=1$ | Not negative | 7h |
| cc_C | $\mathrm{C}=1$ | Carry | 8h |
| cc_NC | $\mathrm{C}=0$ | No carry | 9h |
| cc_EQ | $Z=1$ | Equal | 2 h |
| cc_NE | Z = 0 | Not equal | 3h |
| cc_ULT | $\mathrm{C}=1$ | Unsigned less than | 8h |
| cc_ULE | $(\mathrm{Z} \vee \mathrm{C})=1$ | Unsigned less than or equal | Fh |
| cc_UGE | $\mathrm{C}=0$ | Unsigned greater than or equal | 9h |
| cc_UGT | $(\mathrm{Z} \subset \mathrm{C})=0$ | Unsigned greater than | Eh |
| cc_SLT | $(\mathrm{N} \oplus \mathrm{V})=1$ | Signed less than | Ch |
| cc_SLE | $(\mathrm{Z},(\mathrm{N} \oplus \mathrm{V}))=1$ | Signed less than or equal | Bh |
| cc_SGE | $(\mathrm{N} \oplus \mathrm{V})=0$ | Signed greater than or equal | Dh |
| cc_SGT | $(\mathrm{Z},(\mathrm{N} \oplus \mathrm{V})$ ) $=0$ | Signed greater than | Ah |
| cc_NET | $(\mathrm{ZvE})=0$ | Not equal AND not end of table | 1h |

-Condition Flags• This part reflects the state of the N, C, V, Z and E flags in the PSW register which is the state after execution of the corresponding instruction, except if the PSW register itself was specified as the destination operand of that instruction (see Note).
The resulting state of the flags is represented by symbols as follows:

## INSTRUCTION SET (cont'd)

'*' The flag is set due to the following standard rules for the corresponding flag:
$\mathrm{N}=1$ : MSB of the result is set
$\mathrm{N}=0$ : MSB of the result is not set
$\mathrm{C}=1$ : Carry occured during operation
C $=0$ : No Carry occured during operation
$\mathrm{V}=1$ : Arithmetic Overflow occured during operation
$\mathrm{V}=0$ : No Arithmetic Overflow occured during operation
$Z=1$ : Result equals zero
Z = 0 : Result does not equal zero
$\mathrm{E}=1$ : Source operand represents the lowest negative number (either 8000 h for word data or 80 h for byte data)
$\mathrm{E}=0$ : Source operand does not represent the lowest negative number for the specified data type
'S' The flag is set due to rules which deviate from the described standard.
For more details see instruction pages (below) or the ALU status flags description.
'-' The flag is not affected by the operation.
' 0 ' The flag is cleared by the operation.
'NOR' The flag contains the logical NORing of the two specified bit operands.
'AND' The flag contains the logical ANDing of the two specified bit operands.
'OR' The flag contains the logical ORing of the two specified bit operands.
'XOR' The flag contains the logical XORing of the two specified bit operands.
'B' The flag contains the original value of the specified bit operand.
' $\bar{B}$ ' The flag contains the complemented value of the specified bit operand.

Note: If the PSW register was specified as the destination operand of an instruction, the condition flags can not be interpreted as just described, because the PSW register is modified depending on the data format of the instruction as follows:
For word operations, the PSW register is overwritten with the word result. For byte operations, the non-addressed byte is cleared and the addressed byte is overwritten. For bit or bit-field operations on the PSW register, only the specified bits are modified. Supposed that the condition flags were not selected as destination bits, they stay unchanged. This means that they keep the state after execution of the previous instruction.
In any case, if the PSW was the destination operand of an instruction, the PSW flags do NOT represent the condition flags of this instruction as usual.
-Addressing Modes• This part specifies which combinations of different addressing modes are available for the required operands. Mostly, the selected addressing mode combination is specified by the opcode of the corresponding instruction. However, there are some arithmetic and logical instructions where the addressing mode combination is not specified by the (identical) opcodes but by particular bits within the operand field.
The addressing mode entries are made up of three elements:

## INSTRUCTION SET (cont'd)

Mnemonic Shows an example of what operands the respective instruction will accept.
Format This part specifies the format of the instructions as it is represented in the assembler listing. The figure below shows the reference between the instruction format representation of the assembler and the corresponding internal organization of such an instruction format ( $\mathrm{N}=$ nibble $=4$ bits).
The following symbols are used to describe the instruction formats:
$00_{h}$ through $\mathrm{FF}_{\mathrm{h}}$ : Instruction Opcodes

## 0,1 : Constant Values

:.... : Each of the 4 characters immediately following a colon represents a single bit
:..ii : 2-bit short GPR address (Rwi)
SS : 8-bit code segment number (seg).
:..\#\# : 2-bit immediate constant (\#data2)
:.\#\#\# : 3-bit immediate constant (\#data3)
c : 4-bit condition code specification (cc)
n : 4-bit short GPR address (Rwn or Rbn)
m : 4-bit short GPR address (Rwm or Rbm)
q : 4-bit position of the source bit within the word specified by QQ
z : 4-bit position of the destination bit within the word specified by ZZ
\# : 4-bit immediate constant (\#data4)
QQ : 8-bit word address of the source bit (bitoff)
rr : 8-bit relative target address word offset (rel)
RR : 8-bit word address reg
ZZ : 8-bit word address of the destination bit (bitoff)
\#\# : 8-bit immediate constant (\#data8)
@@ : 8-bit immediate constant (\#mask8)
pp 0:00pp :10-bit page address (\#pag10)
MM MM: 16-bit address (mem or caddr; low byte, high byte)
\#\# \#\# : 16-bit immediate constant (\#data16; low byte, high byte)

Number of Bytes Specifies the size of an instruction in bytes. All ST10 instructions consist of either 2 or 4 bytes. Regarding the instruction size, all instructions can be classified as either single word or double word instructions.

INSTRUCTION SET (cont'd)
Figure 3. Instruction Format Representation


## Notes on the ATOMIC and EXTended Instructions

These instructions (ATOMIC, EXTR, EXTP, EXTS, EXTPR, EXTSR) disable standard and PEC interrupts and class A traps during a sequence of the following 1... 4 instructions. The length of the sequence is determined by an operand (op1 or op2, depending on the instruction). The EXTended instruction additionally change the addressing mechanism during this sequence (see detailled instruction description). The ATOMIC and EXTended instructions become active immediately, so no additional NOPs are required. All instructions requiring multiple cycles or hold states to be executed are regarded as one instruction in this sense. Any instruction type can be used with the ATOMIC and EXTended instructions.
CAUTION: When a Class B trap interupts an ATOMIC or EXTended sequence, this sequence is terminated, the interrupt lock is removed and the standard condition is restored, before the trap routine is executed! The remaining instructions of the terminated sequence that are executed after returning from the trap routine will run under standard conditions!
CAUTION: Be careful, when using the ATOMIC and EXTended instructions with other system control or branch instructions.
CAUTION: Be careful, when using nested ATOMIC and EXTended instructions. There is ONE counter to control the length of such a sequence, ie. issuing an ATOMIC or EXTended instruction within a sequence will reload the counter with value of the new instruction.

Note: The ATOMIC and EXTended instructions are not available in the ST10X166 devices.

The following pages of this section contain a detailled description of each instruction of the ST10 in alphabetical order.

SES-THOMSON
WICROELETRMONTE

## ADD

Syntax
Operation
Data Types
Description

## Condition Flags



E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.

C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

| Mnemonic |  | Format | Bytes |
| :--- | :--- | :--- | :---: |
| ADD | $R w_{n}, R w_{m}$ | 00 nm | 2 |
| ADD | $R w_{n},\left[R w_{i}\right]$ | $08 \mathrm{n}: 10 \mathrm{iii}$ | 2 |
| ADD | $R w_{n},\left[R w_{i}+\right]$ | $08 \mathrm{n}: 11 i \mathrm{ii}$ | 2 |
| ADD | $R w_{n}, \# \mathrm{data}_{3}$ | $08 \mathrm{n}: 0 \# \# \#$ | 2 |
| ADD | reg, \#data ${ }_{16}$ | $06 \mathrm{RR} \# \# \# \#$ | 4 |
| ADD | reg, mem | 02 RR MM MM | 4 |
| ADD | mem, reg | 04 RR MM MM | 4 |

## ADDB

Syntax
Operation
Data Types
Description

Condition Flags

Integer Addition
ADDB op1,op2
$(\mathrm{op1} 1) \leftarrow(\mathrm{op} 1)+(\mathrm{op} 2)$
BYTE
Performs a 2's complement binary addition of the source operand specified by op 2 and the destination operand specified by op1. The sum is then stored in op1.


E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic

| ADDB | $\mathrm{Rb}_{n}, \mathrm{Rb}_{\mathrm{m}}$ |
| :--- | :--- |
| ADDB | $R \mathrm{Rb}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{i}}\right]$ |
| ADDB | $R b_{n},\left[\mathrm{Rw}_{\mathrm{i}}+\right]$ |
| ADDB | $R b_{n}$, \#data $_{3}$ |
| ADDB | reg, \#data ${ }_{16}$ |
| ADDB | reg, mem |
| ADDB | mem, reg |

Format
01 nm
09 n:10ii
09 n:11ii
09 n:0\#\#\#
07 RR \#\# \#\#
03 RR MM MM
05 RR MM MM

Bytes
2
2
2
2
4
4
4

## ADDC

Syntax
Operation
Data Types
Description

Integer Addition with Carry
ADDC op1,op2
$(\mathrm{op1}) \leftarrow(\mathrm{op1})+(\mathrm{op} 2)+(\mathrm{C})$

## WORD

Performs a 2's complement binary addition of the source operand specified by op2, the destination operand specified by op1 and the previously generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

Condition Flags


E $\quad$ Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero and previous $Z$ flag was set. Cleared otherwise.

V Set if an arithmetic overflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes
Mnemonic
ADDC $\quad R w_{n}, R w_{m}$
ADDC $R w_{n},\left[R w_{i}\right]$
ADDC $\quad R w_{n},\left[R w_{i}+\right]$
ADDC $\quad R w_{n}$, \#data $_{3}$
ADDC reg, \#data ${ }_{16}$
ADDC reg, mem
ADDC mem, reg

Format
10 nm
$18 \mathrm{n}: 10 \mathrm{ii}$
$18 \mathrm{n}: 11 \mathrm{ii}$
18 n:0\#\#\#
16 RR \#\# \#\#
12 RR MM MM
14 RR MM MM

Bytes
2
2

2
2
4
4
4

## ADDBC

## Syntax

Operation
Data Types
Description

Integer Addition with Carry

## ADDBC

ADDBC op1,op2
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 1)+(\mathrm{op} 2)+(\mathrm{C})$
BYTE
Performs a 2's complement binary addition of the source operand specified by op2, the destination operand specified by op1 and the previously generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

Condition Flags


E $\quad$ Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero and previous $Z$ flag was set.. Cleared otherwise.

V Set if an arithmetic overflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes
Mnemonic

| ADDCB | $R b_{n}, R b_{m}$ |
| :--- | :--- |
| ADDCB | $R b_{n},\left[R w_{i}\right]$ |
| ADDCB | $R b_{n},\left[R w_{i}+\right]$ |
| ADDCB | $R b_{n}, \#$ data $_{3}$ |
| ADDCB | reg, \#data ${ }_{16}$ |
| ADDCB | reg, mem |
| ADDCB | mem, reg |

Format
11 nm
$19 \mathrm{n}: 10 \mathrm{ii}$
$19 \mathrm{n}: 11 \mathrm{ii}$
19 n:0\#\#\#
17 RR \#\# \#\#
13 RR MM MM
15 RR MM MM

Bytes
2

2
2
2
4
4
4

## AND

Syntax
Operation
Data Types
Description

## Logical AND

## AND

AND op1, op2
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 1) \wedge(\mathrm{op} 2)$
WORD
Performs a bitwise logical AND of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Condition Flags

| E | $\mathbf{Z}$ | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | 0 | $*$ |

E $\quad$ Set if the value of op2 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes Mnemonic

| AND | $R w_{n}, R w_{m}$ | 60 nm | 2 |
| :--- | :--- | :--- | :--- |
| AND | $R w_{n},\left[R w_{i}\right]$ | $68 \mathrm{n}: 10 \mathrm{iii}$ | 2 |
| AND | $R w_{n},\left[R w_{i}+\right]$ | $68 \mathrm{n}: 11 \mathrm{iii}$ | 2 |
| AND | $R w_{n}, \#$ data $_{3}$ | $68 \mathrm{n}: 0 \# \# \#$ | 2 |
| AND | reg, \#data ${ }_{16}$ | $66 \mathrm{RR} \# \# \# \#$ | 4 |
| AND | reg, mem | 62 RR MM MM | 4 |
| AND | mem, reg | 64 RR MM MM | 4 |

## ANDB

Syntax
Operation
Data Types
Description

## Logical AND

ANDB op1,op2
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 1) \wedge(\mathrm{op} 2)$
BYTE
Performs a bitwise logical AND of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Condition Flags

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes Mnemonic

| ANDB | $R b_{n}, R b_{m}$ | 61 nm | 2 |
| :--- | :--- | :--- | :--- |
| ANDB | $R b_{n},\left[R w_{i}\right]$ | $69 \mathrm{n}: 10 \mathrm{iii}$ | 2 |
| ANDB | $R b_{n},\left[R w_{i}+\right]$ | $69 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| ANDB | $R b_{n}$, \#data $_{3}$ | $69 \mathrm{n}: 0 \# \# \#$ | 2 |
| ANDB | reg, \#data ${ }_{16}$ | $67 \mathrm{RR} \mathrm{\#} \mathrm{\#} \mathrm{\#} \mathrm{\#}$ | 4 |
| ANDB | reg, mem | 63 RR MM MM | 4 |
| ANDB | mem, reg | 65 RR MM MM | 4 |

## ASHR

Syntax
Operation

Data Types
Description

## Arithmetic Shift Right

## ASHR

ASHR op1,op2
(count) $\leftarrow(\mathrm{op} 1) \wedge(\mathrm{op} 2)$
$(\mathrm{V}) \leftarrow 0$
(C) $\leftarrow 0$

DO WHILE (count) $\neq 0$
$(\mathrm{V}) \leftarrow(\mathrm{C}) \vee(\mathrm{V})$
(C) $\leftarrow\left(\mathrm{op} 1_{0}\right)$
$\left(\mathrm{op} 1_{\mathrm{n}}\right) \leftarrow\left(\mathrm{op} 1_{\mathrm{n}+1}\right) \quad[\mathrm{n}=0 . . .14]$
(count) $\leftarrow$ (count) -1
END WHILE
WORD
Arithmetically shifts the destination word operand op1 right by as many times as specified in the source operand op2. To preserve the sign of the original operand op1, the most significant bits of the result are filled with zeros if the original MSB was a 0 or with ones if the original MSB was a 1. The Overflow flag is used as a Rounding flag. The LSB is shifted into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

Condition Flags


E Always cleared.
Z Set if result equals zero. Cleared otherwise.
V Set if in any cycle of the shift operation a 1 is shifted out of the carry flag. Cleared for a shift count of zero.
C The carry flag is set according to the last LSB shifted out of op1.
Cleared for a shift count of zero.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes Mnemonic
$\begin{array}{ll}\text { ASHR } & R w_{n}, \mathrm{Rw}_{\mathrm{m}} \\ \text { ASHR } & R w_{\mathrm{n}}, \text { \#data }{ }_{4}\end{array}$

Format
AC nm
BC \#n

Bytes
2
2

## Begin ATOMIC Sequence

ATOMIC op1
(count) $\leftarrow$ (op1) $[1 \leq \mathrm{op} 1 \leq 4]$
Disable interrupts and Class A traps
DO WHILE ((count) $\neq 0$ AND Class_B_trap_condition $\neq$ TRUE)
Next Instruction
(count) $\leftarrow$ (count) - 1
END WHILE
(count) $=0$
Enable interrupts and traps
Causes standard and PEC interrupts and class A hardware traps to be disabled for a specified number of instructions. The ATOMIC instruction becomes immediately active such that no additional NOPs are required.
Depending on the value of op1, the period of validity of the ATOMIC sequence extends over the sequence of the next 1 to 4 instructions being executed after the ATOMIC instruction. All instructions requiring multiple cycles or hold states to be executed are regarded as one instruction in this sense. Any instruction type can be used with the ATOMIC instruction.
The ATOMIC instruction must be used carefully (see introductory note). The ATOMIC instruction is not available in the ST10X166 devices.

## ATOMIC

ATOMIC
Syntax
Operation

## Description

Note

Condition Flags

Addressing Modes

-

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |
| E | Not affected. |  |  |  |
| Z | Not affected. |  |  |  |
| V | Not affected. |  |  |  |
| C | Not affected. |  |  |  |
| N | Not affected. |  |  |  |

## BAND

Syntax
Operation
Data Types
Description

## Bit Logical AND

## BAND

BAND op1,op2
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 1) \wedge(\mathrm{op} 2)$
BIT
Performs a single bit logical AND of the source bit specified by op2 and the destination bit specified by op1. The result is then stored in op1.

Condition Flags

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | C | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | NOR | OR | AND | XOR |

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
N Contains the logical XOR of the two specified bits.
Addressing Modes Mnemonic Format Bytes

## BCLR

Syntax
Operation
Data Types
Description

Condition Flags

## Bit Clear

## BCLR

BCLR
op1
$(\mathrm{op} 1) \leftarrow 0$
BIT
CLears the bit specified by op1. This instruction is primarily used for peripheral and system control.

| $\mathbf{E}$ | $\mathbf{Z}$ | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | B | 0 | 0 | $B$ |

E Always cleared.
Z Contains the logical negation of the previous state of the specified bit.
V Always cleared.
C Always cleared.
N Contains the previous state of the specified bit.
$\begin{array}{lllr}\text { Addressing Modes } & \text { Mnemonic } & \text { Format } & \text { Bytes } \\ & \text { BCLR } & \text { bitaddr }_{\text {Q. } q} & \text { qE QQ }\end{array}$

## BCMP

Syntax
Operation
Data Types
Description

## Bit to Bit Compare

## BCMP

BCMP op1,op2
(op1) $\Leftrightarrow(\mathrm{op} 2)$
BIT
Performs a single bit comparison of the source bit specified by operand op1 to the source bit specified by operand op2. No result is written by this instruction. Only the condition codes are updated.

Condition Flags

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | NOR | OR | AND | XOR |

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
N Contains the logical XOR of the two specified bits.
$\begin{array}{llll}\text { Addressing Modes } & \text { Mnemonic } & \text { Format } & \text { Bytes } \\ & B C M P & \text { bitaddr }_{\text {Z. }}, \text { bitaddr }_{\text {Q. } q} & 2 \mathrm{~A} \mathrm{QQ} \mathrm{ZZ} \mathrm{qz}\end{array}$

Note Bits which are masked off by a '0' in the AND mask op2 may be unintentionally

## BFLDH

Syntax
Operation

Data Types
Description

Addressing Modes

## Condition Flags

## Bit Field High Byte

## BFLDH

BFLDH op1, op2, op3
$($ tmp $) \leftarrow(\mathrm{op} 1)$
$($ high byte $($ tmp $)) \leftarrow(($ high byte $($ tmp $) \wedge \neg o p 2) \vee o p 3)$
$(\mathrm{op} 1) \leftarrow(\mathrm{tmp})$
WORD
Replaces those bits in the high byte of the destination word operand op1 which are selected by an ' 1 ' in the AND mask op2 with the bits at the corresponding positions in the OR mask specified by op3. altered if the corresponding bit in the OR mask op3 contains a ' 1 '.


E Always cleared.
Z Set if the word result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
N Set if the most significant bit of the word result is set. Cleared otherwise.

## BFLDL

Syntax
Operation

Data Types
Description

Condition Flags

Addressing Modes

Bit Field Low Byte
BFLDL
BFLDL op1, op2, op3
$($ tmp $) \leftarrow(\mathrm{op} 1)$
$($ low byte $($ tmp $)) \leftarrow(($ low byte $($ tmp $) \wedge \neg \mathrm{op} 2) \vee \mathrm{op} 3)$
(op1) $\leftarrow($ tmp $)$

Note $\quad$ Bits which are masked off by a '0' in the AND mask op2 may be unintentionally
WORD
Replaces those bits in the low byte of the destination word operand op1 which are selected by an ' 1 ' in the AND mask op2 with the bits at the corresponding positions in the OR mask specified by op3. altered if the corresponding bit in the OR mask op3 contains a '1'.

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | 0 | 0 | $*$ |

E Always cleared.
Z Set if the word result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the word result is set. Cleared otherwise.

Addressing Modes
Mnemonic
Format
Bytes
BFLDL bitoff $_{Q}$, \#mask $_{8}$, \#data ${ }_{8}$ OA QQ \#\# @@
4

## BMOV

Syntax
Operation
Data Types
Description

Condition Flags

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\bar{B}$ | 0 | 0 | $B$ |

E Always cleared.
Z Contains the logical negation of the previous state of the source bit.
V Always cleared.
C Always cleared.
N Contains the previous state of the source bit.

| Addressing Modes | Mnemonic | Format | Bytes |
| :--- | :--- | :--- | :--- |
|  | BMOV bitaddr $_{\text {Z. }}$, bitaddr $_{\text {Q.q }}$ | 4 A QQ ZZ qz | 4 |

## BMOVN

Bit to Bit Move and Negate

## BMOVN

## Syntax

Operation
Data Types
Description

BMOVN op1,op2
$(o p 1) \leftarrow \neg(o p 2)$
BIT
Moves the complement of a single bit from the source operand specified by op2 into the destination operand specified by op1. The source bit is examined and the flags are updated accordingly.

Condition Flags

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\bar{B}$ | 0 | 0 | $B$ |

E Always cleared.
Z Contains the logical negation of the previous state of the source bit.
V Always cleared.
C Always cleared.
N Contains the previous state of the source bit.

| Addressing Modes | Mnemonic | Format | Bytes |
| :--- | :--- | :--- | :---: |
|  | BMOVN bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q. } q}$ | 3A QQ ZZ qz | 4 |

## BOR

Syntax
Operation
Data Types
Description

## Bit Logical OR

## BOR

BOR op1, op2
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 1) \vee(\mathrm{op} 2)$
BIT
Performs a single bit logical OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The ORed result is then stored in op1.

Condition Flags

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{c}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | NOR | OR | AND | XOR |

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
N Contains the logical XOR of the two specified bits.

| Addressing Modes | Mnemonic | Format | Bytes |
| :--- | :--- | :--- | :---: |
|  | BOR bitaddr |  |  |
| $Z$. B $^{\prime}$, bitaddr $_{\text {Q.q }}$ | $5 A$ QQ ZZ qz | 4 |  |

## BSET

Syntax
Operation
Data Types
Description

Condition Flags

Addressing Modes

BSET
$(\mathrm{op} 1) \leftarrow 1$
BIT
Sets the bit specified by op1. This instruction is primarily used for peripheral and system control.

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\bar{B}$ | 0 | 0 | $B$ |

E Always cleared.
Z Contains the logical negation of the previous state of the specified bit.
V Always cleared.
C Always cleared.
N Contains the previous state of the specified bit.

| Mnemonic | Format | Bytes |
| :--- | :--- | :--- |
| BSET | bitaddr $_{\text {Q.q }}$ | qF QQ |

BSET

## Bit Set

op1

- 


## BXOR

Syntax
Operation
Data Types
Description

## Bit Logical XOR

## BXOR

BXOR op1,op2
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 1) \oplus(\mathrm{op} 2)$
BIT
Performs a single bit logical EXCLUSIVE OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The XORed result is then stored in op1.

Condition Flags

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{c}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | NOR | OR | AND | XOR |

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
$\mathrm{N} \quad$ Contains the logical XOR of the two specified bits.

| Addressing Modes | Mnemonic | Format | Bytes |
| :--- | :--- | :--- | :---: |
|  | BXOR bitaddr ${ }_{\text {Z. }}$, bitaddr $_{\text {Q.q }}$ | 7 A QQ ZZ qz | 4 |

## CALLA

## Call Subroutine Absolute

## CALLA

Syntax
Operation

CALLA op1, op2
IF (op1) THEN
$(S P) \leftarrow(S P)-2$
$((\mathrm{SP})) \leftarrow(\mathrm{IP})$
(IP) $\leftarrow \mathrm{op} 2$
ELSE
next instruction
END IF
Description If the condition specified by op1 is met, a branch to the absolute memory location specified by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.

## Condition Codes

Condition Flags

| E | z | v | c | N |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |
| E | Not affected. |  |  |  |
| Z | Not affected. |  |  |  |
| V | Not affected. |  |  |  |
| C | Not affected. |  |  |  |
| N | Not affected. |  |  |  |

$\mathrm{N} \quad$ Not affected
Addressing Modes Mnemonic Format Bytes

## CALLI

## Call Subroutine Indirect

CALLI op1,op2
IF (op1) THEN
$(S P) \leftarrow(S P)-2$
$((\mathrm{SP})) \leftarrow(\mathrm{IP})$
(IP) $\leftarrow$ (op2)
ELSE next instruction

## END IF

Description If the condition specified by op1 is met, a branch to the location specified indirectly by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.

Condition Codes See condition code table.

Condition Flags


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.

## CALLR

Syntax
Operation

Description A branch is taken to the location specified by the instruction pointer, IP, plus the relative displacement, op1. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. The value of the IP used in the target address calculation is the address of the instruction following the CALLR instruction.

## Condition Codes See condition code table.

## Condition Flags



E Not affected.
Z Not affected.
V Not affected.
C Not affected.
N Not affected.

## Addressing Modes Mnemonic

CALLR rel

Format
BB rr

Bytes
2

## CALLS

Call Inter-Segment Subroutine

## CALLS

Syntax
Operation

Description A branch is taken to the absolute location specified by op2 within the segment specified by op1. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address to the calling routine. The previous value of the CSP is also placed on the system stack to insure correct return to the calling segment.

## Condition Codes See condition code table.

Condition Flags


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.
Addressing Modes Mnemonic
CALLS seg, caddr
Format
Bytes
DA ss MM MM
4

## CMP

Syntax
Operation
Data Types
Description

## Integer Compare

## CMP

CMP op1, op2
(op1) $\Leftrightarrow(\mathrm{op} 2)$
WORD
The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. The flags are set according to the rules of subtraction. The operands remain unchanged.

Condition Flags


E $\quad$ Set if the value of op2 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic

| CMP | $R w_{n}, R w_{m}$ |
| :--- | :--- |
| CMP | $R w_{n},\left[R w_{i}\right]$ |
| CMP | $R w_{n},\left[R w_{i}+\right]$ |
| CMP | $R w_{n}, \# d a t a_{3}$ |
| CMP | reg, \#data 16 |
| CMP | reg, mem |

Format
Bytes
40 nm
$48 \mathrm{n}: 10 \mathrm{ii}$
48 n:11ii
48 n:0\#\#\#
46 RR \#\# \#\#
42 RR MM MM

2

2
2
2
4
4

## CMPB

Syntax
Operation
Data Types
Description

## Integer Compare

## CMPB

CMPB op1,op2
(op1) $\Leftrightarrow$ (op2)
BYTE
The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. The flags are set according to the rules of subtraction. The operands remain unchanged.

Condition Flags


E $\quad$ Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.
$\checkmark$ Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| CMPB | $R b_{n}, R b_{m}$ | 41 nm | 2 |
| CMPB | $R b_{n},\left[R w_{i}\right]$ | $49 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| CMPB | $R b_{n},\left[R w_{i}+\right]$ | $49 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| CMPB | $R b_{n}, \#$ data $_{3}$ | $49 \mathrm{n}: 0 \# \# \#$ | 2 |
| CMPB | reg, \#data ${ }_{16}$ | $47 R R \# \# \# \#$ | 4 |
| CMPB | reg, mem | $43 R R$ MM MM | 4 |

## CMPD1

Syntax
Operation

## Data Types

Description

Condition Flags

Addressing Modes

Integer Compare and Decrement by 1

## CMPD1

## CMPD1 op1, op2

(op1) $\Leftrightarrow$ (op2)
$(o p 1) \leftarrow(o p 1)-1$

## WORD

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is decremented by one. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.


E Set if the value of op2 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.

C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| CMPD1 | $\mathrm{Rw}_{\mathrm{n}}$, \#data $_{4}$ | A0 \#n | 2 |
| CMPD1 | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{16}$ | A6 Fn \#\# \#\# | 4 |
| CMPD1 | $\mathrm{Rw}_{\mathrm{n}}$, mem | A2 Fn MM MM | 4 |

## CMPD2

Syntax
Operation

Data Types
Description

Condition Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | S | $*$ |

E Set if the value of op2 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.

C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| CMPD2 | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ | B0 \#n | 2 |
| CMPD2 | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{16}$ | B6 Fn \#\# \#\# | 4 |
| CMPD2 | $\mathrm{Rw}_{\mathrm{n}}$, mem | B2 Fn MM MM | 4 |

Mnemonic
CMPI1 $\quad \mathrm{Rw}_{\mathrm{n}}$, \#data $_{4}$
CMPI1 $\quad R w_{n}$, \#data $_{16}$
CMPI1 $R w_{n}$, mem

## CMPI1

Syntax
Operation

## Data Types

Description

Addressing Modes

## Integer Compare and Increment by 1

## CMPI1

## CMPI1 op1,op2

$(o p 1) \Leftrightarrow(o p 2)$
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 1)+1$

## WORD

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is incremented by one. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.

## Condition Flags



E $\quad$ Set if the value of op2 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.

C Set if a borrow is generated. Cleared otherwise.
N Set if the most significant bit of the result is set. Cleared otherwise.

Format
80 \#n
86 Fn \#\# \#\#
82 Fn MM MM

Bytes
2

## CMPI2

## Integer Compare and Increment by 2

## CMPI2

Syntax
Operation

## Data Types

Description

CMPI2 op1, op2
$(\mathrm{op} 1) \Leftrightarrow(\mathrm{op} 2)$
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 1)+2$
WORD
This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is incremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.

Condition Flags

Addressing Modes


E Set if the value of op2 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.

C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| CMPI2 | $R w_{n}$, \#data $_{4}$ | 90 \#n | 2 |
| CMPI2 | $R w_{n}, \# d a t a_{16}$ | 96 Fn \#\# \#\# | 4 |
| CMPI2 | $R w_{n}$, mem | 92 Fn MM MM | 4 |

## CPL

Integer One's Complement

## CPL

Syntax
Operation
Data Types
Description

Condition Flags

CPL
op1
$(\mathrm{op1}) \leftarrow \neg(\mathrm{op1})$
WORD
Performs a 1's complement of the source operand specified by op1. The result is stored back into op1.

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | 0 | $*$ |

E Set if the value of op1 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes Mnemonic
CPL $\quad R w_{n}$

Format
91 n0

Bytes
2

## CPLB

Syntax
Operation
Data Types
Description

Condition Flags

Addressing Modes Mnemonic

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | 0 | $*$ |

E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

CPLB $\quad R b_{n}$

Format
B1 n0

## CPLB

CPL
op1
(op1) $\leftarrow \neg(\mathrm{op1} 1)$
BYTE
Performs a 1's complement of the source operand specified by op1. The result is stored back into op1.

CPLB Rb ${ }_{n}$ B1 no 2

## DISWDT

## Syntax

Operation

## Description

Condition Flags


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.
Addressing Modes

Mnemonic
DISWDT

Format
A5 5A A5 A5

DISWDT
Disable the watchdog timer
This instruction disables the watchdog timer. The watchdog timer is enabled by a reset. The DISWDT instruction allows the watchdog timer to be disabled for applications which do not require a watchdog function. Following a reset, this instruction can be executed at any time until either a Service Watchdog Timer instruction (SRVWDT) or an End of Initialization instruction (EINIT) are executed. Once one of these instructions has been executed, the DISWDT instruction will have no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

Bytes
4

## DIV

Syntax
Operation

## Data Types

Description

Condition Flags


E Always cleared.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, ie. the result cannot be represented in a word data type, or if the divisor (op1) was zero.
Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes Mnemonic
DIV $\quad R w_{n}$

Format
4B nn

Bytes
2

## DIVL

Syntax
Operation

## Data Types

## Description

Condition Flags

| $\mathbf{E}$ | $\mathbf{Z}$ | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | S | 0 | $*$ |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, ie. the result cannot be represented in a word data type, or if the divisor (op1) was zero.
Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes

Mnemonic
DIVL $\quad R w_{n}$

Format
6B nn

Bytes
2

## DIVLU

Syntax
Operation

## Data Types

Description

Condition Flags

Addressing Modes
Mnemonic
DIVLU $\quad R w_{n}$
DIVLU op1
$(M D L) \leftarrow(M D) /(o p 1)$ $(\mathrm{MDH}) \leftarrow(\mathrm{MD}) \bmod (\mathrm{op1})$
WORD, DOUBLEWORD

E Always cleared.

C Always cleared.

## 32-by-16 Unsigned Division

## DIVLU

Performs an extended unsigned 32-bit by 16 -bit division of the two words stored in the MD register by the source word operand op1. The unsigned quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register ( MDH).


Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, ie. the result cannot be represented in a word data type, or if the divisor (op1) was zero.

Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |
| :--- | :--- | :--- |
| DIVLU | $\mathrm{Rw}_{\mathrm{n}}$ | $7 B \mathrm{nn}$ |

2

## DIVU

Syntax
Operation

## Data Types

## Description

Condition Flags


E Always cleared.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, ie. the result cannot be represented in a word data type, or if the divisor (op1) was zero.
Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes

Mnemonic
DIVU $\quad R w_{n}$

Format
5B nn

Bytes
2

## EINIT

## End of Initialization

## EINIT

## Syntax

Operation
Description

EINIT
End of Initialization
This instruction is used to signal the end of the initialization portion of a program. After a reset, the reset output pin RSTOUT is pulled low. Itremains low until the EINIT instruction has been executed at which time it goes high. This enables the program to signal the external circuitry that it has successfully initialized the microcontroller. After the EINIT instruction has been executed, execution of the Disable Watchdog Timer instruction (DISWDT) has no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

Condition Flags


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
N Not affected.

| Addressing Modes | Mnemonic | Format | Bytes |
| :--- | :--- | :--- | :---: |
|  | EINIT | B5 4A B5 B5 | 4 |

## EXTR

Syntax
Operation

Description

Note

Condition Flags

E Not affected.
Z Not affected.
V Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.
Mnemonic
Format
D1:10\#\#-0


## Addressing Modes

$$
\text { EXTR \#data } 2
$$

EXTR
EXTR op1
(count) $\leftarrow$ (op1) $[1 \leq \mathrm{op} 1 \leq 4]$
Disable interrupts and Class A traps
SFR_range = Extended
DO WHILE ((count) $=0$ AND Class_B_trap_condition $\neq$ TRUE)
Next Instruction
(count) $\leftarrow$ (count) -1
END WHILE
(count) $=0$
SFR_range = Standard
Enable interrupts and traps
Causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked.
The value of op1 defines the length of the effected instruction sequence.
The EXTR instruction must be used carefully (see introductory note). The EXTR instruction is not available in the ST10X166 devices.

Bytes
2

## EXTP

Syntax
Operation

## Description

Note

Condition Flags


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| EXTP | Rwm, \#data 2 | DC :01\#\#-m | 2 |
| EXTP | \#pag, \#data 2 | D7:01\#\#-0 pp 0:00pp | 4 |

## EXTPR

Syntax
Operation

## Description

Note

Condition Flags

Addressing Modes

## EXTPR

EXTPR op1,op2
(count) $\leftarrow$ (op2) $[1 \leq \mathrm{op} 2 \leq 4]$
Disable interrupts and Class A traps
Data_Page $=(o p 1)$ AND SFR_range $=$ Extended
DO W W HILE $($ (count $) \neq 0$ AND C Class_B_trap_condition $\neq$ TRUE)
Next Instruction
(count) $\leftarrow$ (count) - 1
END WHILE
(count) $=0$
Data_Page = (DPPx) AND SFR_range $=$ Standard
Enable interrupts and traps
Overrides the standard DPP addressing scheme of the long and indirect addressing modes and causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked.
For any long ('mem') or indirect ([...]) address in the EXTP instruction sequence, the 10-bit page number (address bits A23-A14) is not determined by the contents of a DPP register but by the value of op1 itself. The 14-bit page offset (address bits A13-A0) is derived from the long or indirect address as usual. The value of op2 defines the length of the effected instruction sequence.
The EXTPR instruction must be used carefully (see introductory note). The EXTPR instruction is not available in the ST10X166 devices.

| Condition Flags | E |  | z | v | c | N |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  | - | - | - | - |  |
|  | E | Not affected. |  |  |  |  |  |
|  | Z | Not affected. |  |  |  |  |  |
|  | V | Not affected. |  |  |  |  |  |
|  | C | Not affected. |  |  |  |  |  |
|  | N | Not affected. |  |  |  |  |  |
| Addressing Modes | Mnemonic |  |  |  | Format |  | Bytes |
|  | EXTPR | R | Rwm | data $_{2}$ |  | DC :11\#\#-m | 2 |
|  | EXTPR | \# | \#pa | data $_{2}$ |  | D7:11\#\#-0 pp 0:00pp | 4 |

## EXTS

Syntax
Operation

## Description

Note


Note The EXTSR instruction must be used carefully (see introductory note).

## EXTSR

Syntax
Operation

## Description

Condition Flags

Addressing Modes

## Begin EXTended Segment and Register Sequence

## EXTSR

EXTSR op1,op2
(count) $\leftarrow$ (op2) $[1 \leq \mathrm{op} 2 \leq 4]$
Disable interrupts and Class A traps
Data_Segment $=(o p 1)$ AND SFR_range $=$ Extended
DO WHILE ((count) $\neq 0$ AND Class_B_trap_condition $\neq$ TRUE)
Next Instruction
(count) $\leftarrow$ (count) -1
END WHILE
(count) $=0$
Data_Page = (DPPx) AND SFR_range $=$ Standard
Enable interrupts and traps
Overrides the standard DPP addressing scheme of the long and indirect addressing modes and causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The EXTSR instruction becomes immediately active such that no additional NOPs are required.
For any long ('mem') or indirect ([...]) address in an EXTSR instruction sequence, the value of op1 determines the 8 -bit segment (address bits A23A16) valid for the corresponding data access. The long or indirect address itself represents the 16 -bit segment offset (address bits A15-A0).
The value of op2 defines the length of the effected instruction sequence. The EXTSR instruction is not available in the ST10X166 devices.


IDLE
Syntax
Operation
Description

Condition Flags


E Not affected.
Z Not affected.
$V$ Not affected.
C Not affected.
N Not affected.

Syntax
Operation

## Data Types

Description

Condition Flags


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.
Addressing Modes

| Mnemonic | Format | Bytes |
| :--- | :--- | :---: |
| JB | bitaddr $_{\text {Q.q }}$, rel | $8 \mathrm{~A} \mathrm{QQ} \mathrm{rr} \mathrm{q0}$ |

Syntax
Operation

Data Types
Description

Condition Flags

| E | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| - | $\bar{B}$ | - | - | $B$ |

E Not affected.
Z Contains logical negation of the previous state of the specified bit.
V Not affected.
C Not affected.
N Contains the previous state of the specified bit.
Addressing Modes Mnemonic
JBC $\quad$ bitaddr $_{\text {Q.q }}$, rel $\quad A A$ QQ rrq0
4

## JMPA

Syntax
Operation

Description

Condition Codes See condition code table.


## JMPI

Syntax
Operation

Description

Condition Codes See condition code table.


## JMPR

Syntax
Operation

Description

Condition Flags

Addressing Modes

Relative Conditional Jump

IF (op1) = 1 THEN
$(\mathrm{IP}) \leftarrow(\mathrm{IP})+$ sign_extend (op2)
ELSE
Next Instruction
END IF
If the condition specified by op1 is met, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JMPR instruction. If the specified condition is not met, program execution continues normally with the instruction following the JMPR instruction.

## See condition code table.



E Not affected.
Z Not affected.
V Not affected.
C Not affected.
N Not affected.

| Addressing Modes | Mnemonic | Format | Bytes |
| :--- | :--- | :--- | :---: |
|  | JMPR cc, rel | cD rr | 2 |



Syntax
Operation

Description

## Condition Flags

Addressing Modes

## Absolute Inter-Segment Jump

## JMPS

$(\mathrm{CSP}) \leftarrow \mathrm{op} 1$
$($ IP) $\leftarrow \mathrm{op} 2$
Branches unconditionally to the absolute address specified by op2 within the segment specified by op1.


## JNB

Syntax
Operation

## Data Types

Description

Adressing Modes

## Condition Flags

Relative Jump if Bit Clear
JNB
JNB op1, op2
IF (op1) = 0 THEN
$(\mathrm{IP}) \leftarrow(\mathrm{IP})+$ sign_extend (op2)
ELSE
Next Instruction
END IF
BIT
If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNB instruction. If the specified bit is set, the instruction following the JNB instruction is executed.


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
N Not affected.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| JNB | bitaddr $_{\text {Q.q }}$, rel | 9A QQ rr q0 | 4 |

$9 A$ QQ rr q0

Bytes
4

## Syntax

Operation

Data Types
Description

Condition Flags

JNBS op1, op2
IF (op1) = 0 THEN
(op1) $=1$
(IP) $\leftarrow$ (IP) + sign_extend (op2)
ELSE
Next Instruction
END IF
BIT
If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The bit specified by op1 is set, allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNBS instruction. Ifthe specified bit was set, the instruction following the JNBS instruction is executed.


E Not affected.
Z Contains logical negation of the previous state of the specified bit.
V Not affected.
C Not affected.
$\mathrm{N} \quad$ Contains the previous state of the specified bit.

| Addressing Modes | Mnemonic | Format | Bytes |
| :--- | :--- | :--- | :---: |
|  | JNBS | bitaddr $_{\text {Q.q }}$, rel | BA QQ rr q0 |

## MOV

## Move Data

Syntax
MOV
op1, op2
Operation
Data Types
Description
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 2)$
WORD
Moves the contents of the source operand specified by op2 to the location specified by the destination operand op1. The contents of the moved data is examined, and the condition codes are updated accordingly.

Condition Flags


E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
$V$ Not affected.
C Not affected.
N Set if the most significant bit of the source operand op2 is set. Cleared otherwise.
Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| MOV | $R w_{n}, R w_{m}$ | F0 nm | 2 |
| MOV | $R w_{n}, \# d a t a_{4}$ | E0 \#n | 2 |
| MOV | reg, \#data $1_{16}$ | E6 RR \#\# \#\# | 4 |
| MOV | $R w_{n},\left[R w_{m}\right]$ | A8 nm | 2 |
| MOV | $R w_{n},\left[R w_{m}+\right]$ | $98 n m$ | 2 |
| MOV | $\left[R w_{m}\right], R w_{n}$ | B8 nm | 2 |
| MOV | $\left[-R w_{m}\right], R w_{n}$ | $88 n m$ | 2 |
| MOV | $\left[R w_{n}\right],\left[R w_{m}\right]$ | C8 nm | 2 |
| MOV | $\left[R w_{n}+\right],\left[R w_{m}\right]$ | D8 nm | 2 |
| MOV | $\left[R w_{n}\right],\left[R w_{m}+\right]$ | E8 nm | 2 |
| MOV | $R w_{n},\left[R w_{m}+\# d a t a_{16}\right]$ | D4 nm \#\# \#\# | 4 |
| MOV | $\left[R w_{m}+\# d a t a_{16}\right], R w_{n}$ | C4 nm \#\# \#\# | 4 |
| MOV | $\left[R w_{n}\right], m e m$ | $840 n ~ M M ~ M M ~$ | 4 |
| MOV | $m e m,\left[R w_{n}\right]$ | $940 n ~ M M ~ M M$ | 4 |
| MOV | $r e g, m e m$ | F2 RR MM MM | 4 |
| MOV | $m e m, r e g$ | F6 RR MM MM | 4 |

MOVB
Syntax
Operation
Data Types
Description

## Move Data

## MOVB

MOVB op1,op2
(op1) $\leftarrow$ (op2)
BYTE
Moves the contents of the source operand specified by op2 to the location specified by the destination operand op1. The contents of the moved data is examined, and the condition codes are updated accordingly.

Condition Flags


E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
$\checkmark$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

Addressing Modes
Mnemonic
MOVB $\quad \mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$
MOVB $\quad \mathrm{Rb}_{\mathrm{n}}$, \#data $_{4}$
MOVB reg, \#data ${ }_{16}$
MOVB $\quad R b_{n},\left[R w_{m}\right]$
Format
Bytes
F1 nm
2
E1 \#n 2
E7 RR \#\# \#\# 4
A9 nm 2
MOVB $\quad R b_{n},\left[R w_{m}+\right]$
99 nm
2
MOVB $\quad\left[R w_{m}\right], R b_{n}$
B9 nm
2
MOVB $\quad\left[-R w_{m}\right], R b_{n}$
MOVB $\quad\left[R w_{n}\right],\left[R w_{m}\right]$
89 nm
2

MOVB $\quad\left[R w_{n}+\right],\left[R w_{m}\right]$
C9 nm
2

MOVB $\quad\left[R w_{n}\right],\left[R w_{m}+\right]$
D9 nm 2

MOVB $\quad R b_{n},\left[R w_{m}+\# d a t a_{16}\right]$
E9 nm
2

MOVB $\quad\left[R w_{m}+\# d a t a_{16}\right], R b_{n}$
F4 nm \#\# \#\#
4

MOVB $\quad\left[R w_{n}\right]$, mem
E4 nm \#\# \#\#
4
MOV

A4 On MM MM 4
MOVB mem, $\left[R w_{n}\right]$
B4 On MM MM 4
MOVB reg, mem
MOVB mem, reg
F3 RR MM MM 4
F7 RR MM MM 4

## MOVBS

## Move Byte Sign Extend

MOVBS

## Syntax

Operation

Data Types
Description

Condition Flags


E Always cleared.
Z Set if the value of the source operand op2 equals zero. Cleared otherwise.

V Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| MOVBS | $R w_{n}, R b_{m}$ | D0 mn | 2 |
| MOVBS | reg, mem | D2 RR MM MM | 4 |
| MOVBS | mem, reg | D5 RR MM MM | 4 |

## MOVBZ

Syntax
Operation

## Data Types

Description

Condition Flags

Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| MOVBZ | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rb}$ | $\mathrm{C0} \mathrm{mn}$ | 2 |
| MOVBZ | reg, mem | C2 RR MM MM | 4 |
| MOVBZ | mem, reg | C5 RR MM MM | 4 |

## MUL

Syntax
Operation
Data Types
Description

## Signed Multiplication

MUL op1,op2
$(\mathrm{MD}) \leftarrow(\mathrm{op1})^{*}(\mathrm{op} 2)$
WORD
Performs a 16 -bit by 16 -bit signed multiplication using the two words specified by operands op1 and op2 respectively. The signed 32 -bit result is placed in the MD register.

Condition Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | S | 0 | 0 |

E Always cleared.
Z Set if the result equals zero. Cleared otherwise.
V This bit is set if the result cannot be represented in a word data type.
Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes
Mnemonic
MUL $\quad R w_{n}, R w_{m}$
Format
OB nm
Bytes
2

MULU
Syntax
Operation
Data Types
Description

Condition Flags

| $\mathbf{E}$ | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | S | 0 | 0 |

E Always cleared.
Z Set if the result equals zero. Cleared otherwise.
V This bit is set if the result cannot be represented in a word data type.
Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| MULU | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ | 1 foBnm | 2 |

NEG
Syntax
Operation
Data Types
Description

Condition Flags

## Integer Two's Complement

NEG

## NEG <br> op1

(op1) $\leftarrow 0$ - (op1)
WORD
Performs a binary 2's complement of the source operand specified by op1. The result is then stored in op1.


E Setif the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.

C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes
Mnemonic
NEG $\quad R w_{n}$

Format
81 n0

Bytes
2

NEGB
Syntax
Operation
Data Types
Description

Condition Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | S | $*$ |

E Set if the value of op1 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.

C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes
Mnemonic
NEGB $\quad R b_{n}$
c Format Bytes

A1 n0

## NEGB

(op1) $\leftarrow 0$ - (op1)
BYTE
Performs a binary 2's complement of the source operand specified by op1. The result is then stored in op1.
represented in the specified data type. Cleared otherwise.

2

## NOP

Syntax
Operation
Description

Condition Flags

Addressing Modes

## No Operation

| Condition Flags | E | Z | V | C | N |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | - | - | - | - |  |
|  | E Not affected. |  |  |  |  |  |
|  | Z | Not affected. |  |  |  |  |
|  | V | Not affected. |  |  |  |  |
|  | C | Not affected. |  |  |  |  |
|  | N | Not affected. |  |  |  |  |
| Addressing Modes | Mnemonic |  |  | Format |  | Bytes |
|  | NOP |  |  | CC 00 |  | 2 |

## OR

Syntax
Operation
Data Types
Description

## Logical OR

## OR

op1,op2
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 1) \vee(\mathrm{op} 2)$
WORD
Performs a bitwise logical OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Condition Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | 0 | $*$ |

E $\quad$ Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes Mnemonic

| OR | $R w_{n}, R w_{m}$ | 70 nm | 2 |
| :--- | :--- | :--- | :--- |
| OR | $R w_{n},\left[R w_{i}\right]$ | $78 \mathrm{n}: 10 \mathrm{iii}$ | 2 |
| OR | $R w_{n},\left[R w_{i}+\right]$ | $78 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| OR | $R w_{n}, \# d a t a_{3}$ | $78 \mathrm{n}: 0 \# \# \#$ | 2 |
| OR | reg, \#data ${ }_{16}$ | $76 \mathrm{RR} \mathrm{\#} \mathrm{\#} \mathrm{\#} \mathrm{\#}$ | 4 |
| OR | reg, mem | 72 RR MM MM | 4 |
| OR | mem, reg | 74 RR MM MM | 4 |

## ORB

Syntax
Operation
Data Types
Description

## Logical OR

ORB
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 1) \vee(\mathrm{op} 2)$
BYTE
Performs a bitwise logical OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Condition Flags


E $\quad$ Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes Mnemonic

| ORB | $R b_{n}, R b_{m}$ | 71 nm | 2 |
| :--- | :--- | :--- | :--- |
| ORB | $R b_{n},\left[R w_{i}\right]$ | $79 \mathrm{n}: 10 \mathrm{Oii}$ | 2 |
| ORB | $R b_{n},\left[R w_{i}+\right]$ | $79 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| ORB | $R b_{n}$, \#data $_{3}$ | $79 \mathrm{n}: 0 \# \# \#$ | 2 |
| ORB | reg, \#data ${ }_{16}$ | $77 \mathrm{RR} \mathrm{\#} \mathrm{\#} \mathrm{\#} \mathrm{\#}$ | 4 |
| ORB | reg, mem | 73 RR MM MM | 4 |
| ORB | mem, reg | 75 RR MM MM | 4 |

## PCALL

Syntax
Operation

Data Types
Description

Addressing Modes
Mnemonic
PCALL reg, caddr
PCALL op1,op2
$($ tmp $) \leftarrow(\mathrm{op} 1)$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-2$
$((\mathrm{SP})) \leftarrow(\mathrm{tmp})$
$(S P) \leftarrow(S P)-2$
$((\mathrm{SP})) \leftarrow(\mathrm{IP})$
$($ IP) $\leftarrow \mathrm{op} 2$
WORD

## Condition Flags

 of a table. otherwise.V Not affected.
C Not affected. otherwise.

Format
E2 RR MM MM

PCALL

Pushes the word specified by operand op1 and the value of the instruction pointer, IP, onto the system stack, and branches to the absolute memory location specified by the second operand op2. Because IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine.


E Set if the value of the pushed operand op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end

Z Set if the value of the pushed operand op1 equals zero. Cleared
$\mathrm{N} \quad$ Set if the most significant bit of the pushed operand op1 is set. Cleared

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| PCALL | reg, caddr | E2 RR MM MM | 4 |

## POP

Syntax
Operation

Data Types
Description

Condition Flags


E Set if the value of the popped word represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if the value of the popped word equals zero. Cleared otherwise.
V Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the popped word is set. Cleared otherwise.

Addressing Modes

Mnemonic
POP reg

Format
FC RR

Bytes
2

## PRIOR

## Prioritize Register

## PRIOR

| Syntax | PRIOR op1, op2 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation | (tmp) (count) DO W ( $\mathrm{tmp}_{\mathrm{n}}$ ) (coun END (op1) | $\begin{aligned} & -(\text { op2 }) \\ & \leftarrow 0 \\ & \leftarrow 0 \end{aligned}$ <br> HILE (tm <br> $\leftarrow(\mathrm{tmp}$ <br> $) \leftarrow($ cou <br> HILE <br> - (count) | $\begin{aligned} & \neq 1 \mathrm{~A} \\ & 1 \end{aligned}$ | (col | $\neq 1$ |  |
| Data Types | WORD |  |  |  |  |  |
| Description | This instruction stores a count value in the word operand specified indicating the number of single bit shifts required to normalize the operand so that its MSB is equal to one. If the source operand op2 equals zero, a written to operand op1 and the zero flag is set. Otherwise the zero cleared. |  |  |  |  |  |
| Condition Flags | E | Z | V | C | N |  |
|  | 0 | * | 0 | 0 | 0 |  |
|  | E Always cleared. |  |  |  |  |  |
|  | Z Set if the source operand op2 equals zero. Cleared other |  |  |  |  |  |
|  | V Always cleared. |  |  |  |  |  |
|  | C Always cleared. |  |  |  |  |  |
|  | N Always cleared. |  |  |  |  |  |
| Addressing Modes | Mnemonic |  |  | Format |  | Bytes |
|  | PRIOR | Rw |  |  |  | 2 |

## PUSH

## Syntax

Operation

Data Types
Description
PUSH op1
$(t m p) \leftarrow(\mathrm{op} 1)$
$(S P) \leftarrow(S P)-2$
$((\mathrm{SP})) \leftarrow(\mathrm{tmp})$

Condition Flags


E $\quad$ Set if the value of the pushed word represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if the value of the pushed word equals zero. Cleared otherwise.
V Not affected.
C Not affected.
N Set if the most significant bit of the pushed word is set. Cleared otherwise.

Addressing Modes

Format
EC RR

Bytes
2

## PWRDN

## Syntax

Operation
Description

Condition Flags


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
N Not affected.

| Addressing Modes | Mnemonic | Format | Bytes |
| :--- | :--- | :--- | :---: |
|  | PWRDN | 97689797 | 4 |

## RET

## Return from Subroutine

## RET

Syntax
Operation

## Description

## Condition Flags

Addressing Modes

RET
$(\mathrm{IP}) \leftarrow((\mathrm{SP}))$
$(S P) \leftarrow(S P)+2$
Returns from a subroutine. The IP is popped from the system stack. Execution resumes at the instruction following the CALL instruction in the calling routine.

| Condition Flags | E |  | Z | v | C | N |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  | - | - | - | - |  |
|  | E | Not affected. |  |  |  |  |  |
|  | Z | Not affected. |  |  |  |  |  |
|  | V | Not affected. |  |  |  |  |  |
|  | C | Not affected. |  |  |  |  |  |
|  | N | Not affected. |  |  |  |  |  |
| Addressing Modes | Mnemonic |  |  |  | Format |  | Bytes |
|  | RET |  |  |  | CB 00 |  | 2 |

## RETI

Return from Interrupt Routine

## RETI

| Syntax | RETI |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation | (IP) $\leftarrow$ <br> $(\mathrm{SP}) \leftarrow$ <br> IF (SY <br> (CSP) <br> (SP) <br> END I <br> (PSW) <br> (SP) | $\begin{aligned} & ((\mathrm{SP})) \\ & -(\mathrm{SP})+ \\ & \text { SCON.S } \\ & \leftarrow((\mathrm{SP}) \\ & -(\mathrm{SP})+ \\ & = \\ & \leftarrow((\mathrm{SP}) \\ & -(\mathrm{SP})+ \end{aligned}$ | $\mid S=$ |  |  |  |
| Description | Returns from an interrupt routine. The PSW, IP, and CSP are popp system stack. Execution resumes at the instruction which had been The previous system state is restored after the PSW has been p CSP is only popped if segmentation is enabled. This is indicated by bit in the SYSCON register. |  |  |  |  |  |
| Condition Flags | E | Z | V | C | N |  |
|  | S | S | S | S | S |  |
|  | E Restored from the PSW popped from stack |  |  |  |  |  |
|  | Z Restored from the PSW popped |  |  |  |  |  |
|  | $V$ Restored from the PSW poppe |  |  |  |  |  |
|  | C Restored from the PSW popped from stack. |  |  |  |  |  |
|  | N Restored from the PSW popped from stack. |  |  |  |  |  |
| Addressing Modes | Mnemonic |  |  | Format |  | Bytes |
|  | RETI |  |  | FB 88 |  | 2 |

## RETP

## Syntax

Operation

Data Types
Description

Condition Flags

Addressing Modes

## Return from Subroutine and Pop Word

RETP op1
$(\mathrm{IP}) \leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+2$
$($ tmp $) \leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+2$
(op1) $\leftarrow($ tmp)
WORD
Returns from a subroutine. The IP is first popped from the system stack and then the next word is popped from the system stack into the operand specified by op1. Execution resumes at the instruction following the CALL instruction in the calling routine.


E Set if the value of the word popped into operand op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if the value of the word popped into operand op1 equals zero. Cleared otherwise.

V Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the word popped into operand op1 is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :---: | :---: | :---: |
| RETP | reg | EB RR | 2 |

EB RR

2

## RETS

Syntax
Operation

## Description <br> Description

## RETS

RETS
$(\mathrm{IP}) \leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+2$
$(\mathrm{CSP}) \leftarrow((\mathrm{SP}))$
$(S P) \leftarrow(S P)+2$
Returns from an inter-segment subroutine. The IP and CSP are popped from the system stack. Execution resumes at the instruction following the CALLS instruction in the calling routine.

Condition Flags


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
N Not affected.

| Addressing Modes | Mnemonic | Format | Bytes |
| :--- | :--- | :--- | :---: |
|  | RETS | DB 00 | 2 |

## ROL

Syntax
Operation

Data Types
Description

Rotate Left
ROL

ROL op1,op2
(count) $\leftarrow$ (op2)
(C) $\leftarrow 0$

DO WHILE (count) $=0$
(C) $\leftarrow\left(\mathrm{op1}_{15}\right)$
$\left(\mathrm{op} 1_{\mathrm{n}}\right) \leftarrow\left(\mathrm{op} 1_{\mathrm{n}-1}\right)[\mathrm{n}=1 \ldots 15]$
$\left(\mathrm{op} 1_{0}\right) \leftarrow(\mathrm{C})$
(count) $\leftarrow$ (count) -1
END WHILE
WORD
Rotates the destination word operand op1 left by as many times as specified by the source operand op2. Bit 15 is rotated into Bit 0 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

## Condition Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | 0 | S | $*$ |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
$V \quad$ Always cleared.
C The carry flag is set according to the last MSB shifted out of op1.
Cleared for a rotate count of zero.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes Mnemonic

| ROL | $R w_{n}, R w_{m}$ | $0 C n m$ | 2 |
| :--- | :--- | :--- | :--- |
| ROL | $R w_{n}$, \#data $_{4}$ | $1 \mathrm{C} \# n$ | 2 |

## ROR

Syntax
Operation

## Data Types

## Description

## Rotate Right

## ROR

ROR op1, op2
(count) $\leftarrow$ (op2)
$(\mathrm{C}) \leftarrow 0$
$(\mathrm{V}) \leftarrow 0$
DO WHILE (count) $\neq 0$
$(\mathrm{V}) \leftarrow(\mathrm{V}) \vee(\mathrm{C})$
$(\mathrm{C}) \leftarrow\left(\mathrm{op} 1_{0}\right)$
$\left(o p 1_{n}\right) \leftarrow\left(o p 1_{n+1}\right)[n=0 \ldots 14]$
$\left(\mathrm{op} 1_{15}\right) \leftarrow(\mathrm{C})$
(count) $\leftarrow$ (count) - 1
END WHILE
WORD
Rotates the destination word operand op1 right by as many times as specified by the source operand op2. Bit 0 is rotated into Bit 15 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

Condition Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | S | S | $*$ |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
V Set if in any cycle of the rotate operation a ' 1 ' is shifted out of the carry flag. Cleared for a rotate count of zero.

C The carry flag is set according to the last LSB shifted out of op1.
Cleared for a rotate count of zero.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic
$\begin{array}{ll}\text { ROR } & R w_{n}, \mathrm{Rw}_{\mathrm{m}} \\ \text { ROR } & \mathrm{Rw}_{\mathrm{n}}, \text { \#data }_{4}\end{array}$

Format
2C nm
3C \#n

Bytes
2
2

## SCXT

Syntax
Operation

Description

## Switch Context

SCXT

SCXT op1,op2
$($ tmp1 $) \leftarrow(\mathrm{op} 1)$
$($ tmp2) $\leftarrow(\mathrm{op} 2)$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-2$
$((\mathrm{SP})) \leftarrow(\mathrm{tmp} 1)$
$(\mathrm{op} 1) \leftarrow(\mathrm{tmp} 2)$
Used to switch contexts for any register. Switching context is a push and load operation. The contents of the register specified by the first operand, op1, are pushed onto the stack. That register is then loaded with the value specified by the second operand, op2.

Condition Flags


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
N Not affected.

| Addressing Modes | Mnemonic |  | Format | Bytes |
| :--- | :--- | :--- | :--- | :---: |
|  | SCXT | reg, \#data 16 | C6 RR \#\# \#\# | 4 |
|  | SCXT | reg, mem | D6 RR MM MM | 4 |

## SHL

Syntax
Operation

## Data Types

## Description

Condition Flags

## Shift Left

## SHL

SHL op1, op2
(count) $\leftarrow$ (op2)
$(\mathrm{C}) \leftarrow 0$
DO WHILE (count) $\neq 0$
$(\mathrm{C}) \leftarrow\left(\mathrm{op} 1_{15}\right)$
$\left(\right.$ op $\left._{n}\right) \leftarrow\left(\right.$ op $\left._{\mathrm{n}-1}\right) \quad[\mathrm{n}=1 \ldots 15]$
$\left(\mathrm{op} 1_{0}\right) \leftarrow 0$
(count) $\leftarrow$ (count) - 1
END WHILE
WORD
Shifts the destination word operand op1 left by as many times as specified by the source operand op2. The least significant bits of the result are filled with zeros accordingly. The MSB is shifted into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | 0 | S | $*$ |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
V Always cleared.
C The carry flag is set according to the last MSB shifted out of op1.
Cleared for a shift count of zero.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes Mnemonic
$\begin{array}{ll}\text { SHL } & R w_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}} \\ \text { SHL } & R w_{\mathrm{n}}, \text { \#data }_{4}\end{array}$

Format
4C nm
5C \#n

Bytes
2
2

## SHR

## Shift Right

## SHR

Syntax
Operation

## Data Types

## Description

SHR
(count) $\leftarrow$ (op2)
(C) $\leftarrow 0$
$(\mathrm{V}) \leftarrow 0$
DO WHILE (count) $\neq 0$
$(\mathrm{V}) \leftarrow(\mathrm{C}) \vee(\mathrm{V})$
$(\mathrm{C}) \leftarrow\left(\mathrm{op} 1_{0}\right)$
$\left(\mathrm{op} 1_{\mathrm{n}}\right) \leftarrow\left(\mathrm{op} 1_{\mathrm{n}+1}\right)[\mathrm{n}=0 \ldots 14]$
$\left(\mathrm{op}_{15}\right) \leftarrow 0$
(count) $\leftarrow$ (count) - 1
END WHILE
WORD
Shifts the destination word operand op1 right by as many times as specified by the source operand op2. The most significant bits of the result are filled with zeros accordingly. Since the bits shifted out effectively represent the remainder, the Overflow flag is used instead as a Rounding flag. This flag together with the Carry flag helps the user to determine whether the remainder bits lost were greater than, less than or equal to one half an LSB. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

## Condition Flags

Addressing Modes

| SHR | $R w_{n}, R w_{m}$ |
| :--- | :--- |
| SHR | $R w_{n}$, \#data $_{4}$ |

Format

## Bytes

6 Cnm
7C \#n

2
2

## SRST

Syntax
Operation

## Description

Condition Flags

| $\mathbf{E}$ | $\mathbf{Z}$ | V | $\mathbf{c}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |

E Always cleared.
Z Always cleared.
V Always cleared.
C Always cleared.
N Always cleared.
Addressing Modes Mnemonic Format Bytes

## SRVWDT

## Service Watchdog Timer

## SRVWDT

## Syntax

Operation
Description

Condition Flags

Addressing Modes

## SRVWDT

Service Watchdog Timer
This instruction services the Watchdog Timer. It reloads the high order byte of the Watchdog Timer with a preset value and clears the low byte on every occurrence. Once this instruction has been executed, the watchdog timer cannot be disabled. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.
Mnemonic
SRVWDT

Format
A7 58 A7 A7

Bytes
4

## SUB

Syntax
Operation
Data Types
Description

Condition Flags

## Integer Subtraction

SUB $\quad$ op1, op2
$($ op1 $) \leftarrow($ op1) $-($ op2 $)$

WORD
Performs a 2's complement binary subtraction of the source operand specified by op2 from the destination operand specified by op1. The result is then stored in op1.


E Set if the value of op2 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
N Set if the most significant bit of the result is set. Cleared otherwise.

## SUB

Mnemonic

| SUB | $R w_{n}, R w_{m}$ |
| :--- | :--- |
| SUB | $R w_{n},\left[R w_{i}\right]$ |
| SUB | $R w_{n},\left[R w_{i}+\right]$ |
| SUB | $R w_{n}, \# d a t a_{3}$ |
| SUB | reg, \#data ${ }_{16}$ |
| SUB | reg, mem |
| SUB | mem, reg |

Format
Bytes
20 nm
28 n:10ii
28 n:11ii
28 n:0\#\#\#
26 RR \#\# \#\#
22 RR MM MM
24 RR MM MM

## SUBB

## Integer Subtraction

## SUBB

Syntax
Operation
Data Types
Description

Condition Flags
SUBB op1,op2
$(o p 1) \leftarrow(\mathrm{op1} 1)-(\mathrm{op} 2)$
BYTE
Performs a 2's complement binary subtraction of the source operand specified by op2 from the destination operand specified by op1. The result is then stored in op1.


E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic |  |
| :--- | :--- |
| SUBB | $R b_{n}, R b_{m}$ |
| SUBB | $R b_{n},\left[R w_{i}\right]$ |
| SUBB | $R b_{n},\left[R w_{i}+\right]$ |
| SUBB | $R b_{n}, \#$ data $_{3}$ |
| SUBB | reg, \#data ${ }_{16}$ |
| SUBB | reg, mem |
| SUBB | mem, reg |

Format
Bytes
21 nm
29 n:10ii
$29 \mathrm{n}: 11 \mathrm{ii}$
29 n:0\#\#\#
27 RR \#\# \#\#
23 RR MM MM
25 RR MM MM

2
2
2
2
4
4
4

## SUBC

Syntax
Operation
Data Types
Description

Integer Subtraction with Carry

## SUBC

$(o p 1) \leftarrow(o p 1)-(o p 2)-(C)$

## WORD

Performs a 2's complement binary subtraction of the source operand specified by op2 and the previously generated carry bit from the destination operand specified by op1. The result is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

Condition Flags


E $\quad$ Set if the value of op2 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero and the previous $Z$ flag was set. Cleared otherwise.

V Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.

C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes Mnemonic
SUBC $\quad R w_{n}, R w_{m}$
SUBC $\quad R w_{n},\left[R w_{i}\right]$
SUBC $\quad R w_{n},\left[R w_{i}+\right]$
SUBC $\quad R w_{n}$, \#data ${ }_{3}$
SUBC reg, \#data ${ }_{16}$
SUBC reg, mem
SUBC mem, reg

Format
Bytes
30 nm
38 n:10ii
38 n:11ii
38 n:0\#\#\#
36 RR \#\# \#\#
32 RR MM MM
34 RR MM MM

2
2
2
2
4
4
4

## SUBCB

## Syntax

Operation
Data Types
Description

Integer Subtraction with Carry
SUBCB op1, op2
(op1) $\leftarrow$ (op1) - (op2) - (C)
BYTE
Performs a 2's complement binary subtraction of the source operand specified by op2 and the previously generated carry bit from the destination operand specified by op1. The result is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

Condition Flags


E $\quad$ Set if the value of op2 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
N Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| SUBCB | $R b_{n}, R b_{m}$ | 31 nm | 2 |
| SUBCB | $R b_{n},\left[R w_{i}\right]$ | $39 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| SUBCB | $R b_{n},\left[R w_{i}+\right]$ | $39 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| SUBCB | $R b_{n}, \# d a t a_{3}$ | $39 \mathrm{n}: 0 \# \# \#$ | 2 |
| SUBCB | reg, \#data ${ }_{16}$ | $37 \mathrm{RR} \mathrm{\#} \mathrm{\#} \mathrm{\#} \mathrm{\#}$ | 4 |
| SUBCB | reg, mem | $33 R R \mathrm{MM} \mathrm{MM}$ | 4 |
| SUBCB | mem, reg | $35 R R M M ~ M M$ | 4 |

## TRAP

Syntax
Operation

Description
caition Flags


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
N Not affected.

| Addressing Modes | Mnemonic | Format | Bytes |
| :--- | :--- | :--- | :---: |
|  | TRAP | \#trap7 | $9 B$ t:ttt0 |

## XOR

Syntax
Operation
Data Types
Description

## Logical Exclusive OR

XOR
XOR op1,op2
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 1) \oplus(\mathrm{op} 2)$
WORD
Performs a bitwise logical EXCLUSIVE OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Condition Flags


E $\quad$ Set if the value of op2 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes

| Mnemonic |  | Format | Bytes |
| :--- | :--- | :--- | :---: |
| XOR | $R w_{n}, R w_{m}$ | 50 nm | 2 |
| XOR | $R w_{n},\left[R w_{i}\right]$ | $58 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| XOR | $R w_{n},\left[R w_{i}+\right]$ | $58 \mathrm{n}: 11 \mathrm{iii}$ | 2 |
| XOR | $R w_{n}, \#$ data $_{3}$ | $58 \mathrm{n}: 0 \# \# \#$ | 2 |
| XOR | reg, \#data | $56 \mathrm{RR} \# \# \# \#$ | 4 |
| XOR | reg, mem | 52 RR MM MM | 4 |
| XOR | mem, reg | 54 RR MM MM | 4 |

## XORB

Syntax
Operation
Data Types
Description

## Logical Exclusive OR

XORB op1,op2
$(\mathrm{op} 1) \leftarrow(\mathrm{op} 1) \oplus(\mathrm{op} 2)$

## BYTE

Performs a bitwise logical EXCLUSIVE OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Condition Flags

## XORB



E $\quad$ Set if the value of op2 represents the lowest possible negative number.
Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Addressing Modes | Mnemonic | Format | Bytes |  |
| :---: | :--- | :--- | :--- | :---: |
|  | XORB | $R b_{n}, R b_{m}$ | 51 nm | 2 |
|  | XORB | $R b_{n},\left[R w_{i}\right]$ | $59 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
|  | XORB | $R b_{n},\left[R w_{i}+\right]$ | $59 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| XORB | $R b_{n}, \# d a t a_{3}$ | $59 \mathrm{n}: 0 \# \# \#$ | 2 |  |
| XORB | reg, \#data ${ }_{16}$ | $57 \mathrm{RR} \mathrm{\#} \mathrm{\#} \mathrm{\#} \mathrm{\#}$ | 4 |  |
| XORB | reg, mem | 53 RR MM MM | 4 |  |
| XORB | $m e m, r e g$ | $55 R R M M M M$ | 4 |  |

Format
nm

59 n:11ii
59 n:0\#\#\#
57 RR \#\# \#\#

55 RR MM MM4

[^1]scs-THomson


[^0]:    This is advanced information from SGS-THOMSON. Details are subject to change without notice.

[^1]:    Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of SGS-THOMSON Microelectronics.
    © 1995 SGS-THOMSON Microelectronics - All rights reserved.
    Purchase of $\mathrm{I}^{2} \mathrm{C}$ Components by SGS-THOMSON Microelectronics conveys a license under the Philips $\mathrm{I}^{2} \mathrm{C}$ Patent. Rights to use these components in an IC system is granted provided that the system conforms to the ${ }^{2} \mathrm{C}$ Standard Specification as defined by Philips.
    SGS-THOMSON Microelectronics Group of Companies
    Australia - Brazil - France - China - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

