able (OE) inputs.

The 'LCX573 is functionally identical to the 'LCX373 but has inputs and outputs on opposite sides.

The 'LCX573 is designed for low voltage (3.3V) applications with capability of interfacing to a 5V signal environment. The 'LCX573 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.


#### **Features**

- 5V tolerant inputs and outputs
- 7.0 ns t<sub>PD</sub> max, 10 µA I<sub>CCO</sub> max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal
- 2.0V-3.6V V<sub>CC</sub> supply operation
- ±24 mA output drive
- Implements patented Quiet Series™ noise/EMI reduction circuitry
- Functionally compatible with 74 series 573
- Latch-up performance exceeds 500 mA
- ESD performance:


TL/F/12405-2

Human body model > 2000V Machine model > 200V

# **Logic Symbols**



# **Connection Diagrams**



Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input
ŌĒ	TRI-STATE Output Enable Input
O <sub>0</sub> -O <sub>7</sub>	TRI-STATE Latch Outputs

	SOIC JEDEC	SOIC EIAJ	SSOP TYPE II	TSSOP JEDEC
Order Number	74LCX573WM 74LCX573WMX	74LCX573SJ 74LCX573SJX	74LCX573MSA 74LCX573MSAX	74LCX573MTC 74LCX573MTCX
See NS Package Number	M20B	M20D	MSA20	MTC20

Quiet Series™ is a trademark of National Semiconductor Corporation

## **Functional Description**


The 'LCX573 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable  $(\overline{OE})$  input. When  $\overline{OE}$  is LOW, the buffers are enabled. When  $\overline{\text{OE}}$  is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

#### **Truth Table**

Inputs			Outputs
ŌĒ	LE	D	On
L	Н	Н	Н
L	Н	L	L
L	L	X	O <sub>0</sub>
Н	Х	Х	Z

- H = HIGH Voltage
- L = LOW Voltage Z = High Impedance
- X = Immaterial  $O_0 = Previous O_0$  before HIGH-to-LOW transition of Latch Enable

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to $+7.0$		٧
VI	DC Input Voltage	-0.5 to $+7.0$		٧
Vo	DC Output Voltage	-0.5  to  +7.0	Output in TRI-STATE	٧
		$-0.5$ to $V_{\rm CC} + 0.5$	Output in High or Low State (Note 2)	٧
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50 +50	V <sub>O</sub> < GND V <sub>O</sub> > V <sub>CC</sub>	mA
I <sub>O</sub>	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: IO Absolute Maximum Rating must be observed.

# **Recommended Operating Conditions**

Symbol	Parameter		Min	Max	Units
V <sub>CC</sub>	Supply Voltage	Operating Data Retention	2.0 1.5	3.6 3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State TRI-STATE	0	V <sub>CC</sub> 5.5	V
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V$		±24 ±12	mA
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, V <sub>IN</sub> = 0.8V-2.0	$V, V_{CC} = 3.0V$	0	10	ns/V

### **DC Electrical Characteristics**

Symbol	Parameter C	Conditions	itions V <sub>CC</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
- Cyllibol	rarameter		(V)	Min	Max	Julia
V <sub>IH</sub>	HIGH Level Input Voltage		2.7-3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage		2.7-3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	2.7-3.6	V <sub>CC</sub> - 0.2		V
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		V
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		V
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100  \mu A$	2.7-3.6		0.2	V
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	V
		$I_{OL} = 16 \text{ mA}$	3.0		0.4	V
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	V
lı	Input Leakage Current	$0 \leq V_{I} \leq 5.5V$	2.7-3.6		±5.0	μΑ
loz	TRI-STATE Output Leakage	$0 \le V_O \le 5.5V$ $V_I = V_{IH} \text{ or } V_{IL}$	2.7-3.6		±5.0	μΑ
l <sub>OFF</sub>	Power-Off Leakage Current	$V_I \text{ or } V_O = 5.5V$	0		10	μΑ
Icc	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7-3.6		10	μΑ
		$3.6V \le V_I, V_O \le 5.5V$	2.7-3.6		±10	μΑ
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		500	μΑ

# **AC Electrical Characteristics**

		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$				
Symbol	Parameter	$V_{CC} = 3$	$V_{CC}=3.3V\pm0.3V$		V <sub>CC</sub> = 2.7V	
		Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	1.5 1.5	8.0 8.0	1.5 1.5	9.0 9.0	ns
t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
t <sub>PZL</sub>	Output Enable Time	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
t <sub>PLZ</sub>	Output Disable Time	1.5 1.5	6.5 6.5	1.5 1.5	7.0 7.0	ns
ts	Setup Time, D <sub>n</sub> to LE	2.5		2.5		ns
t <sub>H</sub>	Hold Time, D <sub>n</sub> to LE	1.5		1.5		ns
t <sub>W</sub>	LE Pulse Width	3.3		3.3		ns
toshl toslh	Output to Output Skew (Note 3)		1.0 1.0			ns

Note 3: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (toshL) or LOW to HIGH (tosLH).

# **Dynamic Switching Characteristics**


Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C	Units	
Symbol	Parameter	Conditions	(V)	Typical	Offics	
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_{L} = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V	

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V or V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , $F = 10$ MHz	25	pF


## 74LCX573 Ordering Information


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




TL/F/12405-6

#### Physical Dimensions All dimensions are in inches (millimeters)






20-Lead (0.300" Wide) Molded Small Outline Package, JEDEC Order Number 74LCX573WM or 74LCX573WMX NS Package Number M20B




20-Lead (0.300" Wide) Molded Small Outline Package, EIAJ Order Number 74LCX573SJ or 74LCX573SJX NS Package Number M20D





20-Lead Molded Shrink Small Outline Package, EIAJ, Type II Order Number 74LCX573MSA or 74LCX573MSAX NS Package Number MSA20

# Physical Dimensions All dimensions are in millimeters (Continued)



20-Lead Think Shrink Small Outline Package, JEDEC Order Number 74LCX573MTC or 74LCX573MTCX NS Package Number MTC20

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor

Hong Kong Ltd.

13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications