
# Low-Voltage CMOS Octal Transparent Latch Flow Through Pinout With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX573 is a high performance, non–inverting octal transparent latch operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX573 inputs to be safely driven from 5V devices.

The MC74LCX573 contains 8 D-type latches with 3-state standard outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state standard outputs are controlled by the Output Enable (OE) input. When OE is LOW, the standard outputs are enabled. When OE is HIGH, the standard outputs are in the high impedance state, but this does not interfere with new data entering into the latches. The LCX573 flow through design facilitates easy PC board layout.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

## Pinout: 20-Lead (Top View)



# **MC74LCX573**



LOW-VOLTAGE CMOS OCTAL TRANSPARENT LATCH



**DW SUFFIX**PLASTIC SOIC
CASE 751D-04



M SUFFIX
PLASTIC SOIC EIAJ
CASE 967-01



SD SUFFIX PLASTIC SSOP CASE 940C-03




DT SUFFIX PLASTIC TSSOP CASE 948E-02

## **PIN NAMES**

Pins	Function
OE	Output Enable Input
LE	Latch Enable Input
D0-D7	Data Inputs
O0-O7	3–State Latch Outputs



# **LOGIC DIAGRAM**



INPUTS		INTERNAL LATCHES	OUTPUTS		
OE	LE	Dn	Q	On	OPERATING MODE
L L	H H	H L	H L	H L	Transparent (Latch Disabled); Read Latch
L L	$\rightarrow$	h I	H L	H	Latched (Latch Enabled) Read Latch
L	L	Х	NC	NC	Hold; Read Latch
Н	L	Х	NC	Z	Hold; Disabled Outputs
H H	H H	H L	H L	Z Z	Transparent (Latch Disabled); Disabled Outputs
H H	$\rightarrow$	h I	H L	Z Z	Latched (Latch Enabled); Disabled Outputs

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Latch Enable High–to–Low Transition; L = Low Voltage Level; l = Low Voltage Level One Setup Time Prior to the Latch Enable High–to–Low Transition; NC = No Change; X = High or Low Voltage Level and Transitions are Acceptable; Z = High Impedance State; ↓ = High–to–Low Transition; For I<sub>CC</sub> Reasons DO NOT FLOAT Inputs

### **ABSOLUTE MAXIMUM RATINGS\***

Symbol	Parameter	Value	Condition	Unit
VCC	DC Supply Voltage	-0.5 to +7.0		٧
VI	DC Input Voltage	$-0.5 \le V_{I} \le +7.0$		V
Vo	DC Output Voltage	$-0.5 \le V_{O} \le +7.0$	Output in 3-State	V
		$-0.5 \le V_O \le V_{CC} + 0.5$ 1	Output in HIGH or LOW State	V
lк	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
lok	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	VO > VCC	mA
lo	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute–maximum–rated conditions is not implied.

1. I<sub>O</sub> absolute maximum rating must be observed.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State) (3–State)	0 0		VCC 5.5	V
loн	HIGH Level Output Current, V <sub>CC</sub> = 3.0V – 3.6V			-24	mA
lol	LOW Level Output Current, V <sub>CC</sub> = 3.0V – 3.6V			24	mA
loн	HIGH Level Output Current, V <sub>CC</sub> = 2.7V - 3.0V			-12	mA
lol	LOW Level Output Current, V <sub>CC</sub> = 2.7V – 3.0V			12	mA
TA	Operating Free–Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, $V_{IN}$ from 0.8V to 2.0V, $V_{CC} = 3.0V$	0		10	ns/V

# DC ELECTRICAL CHARACTERISTICS

			T <sub>A</sub> = −40°C		
Symbol	Characteristic	Condition	Min	Max	Unit
V <sub>IH</sub>	HIGH Level Input Voltage (Note 1)	2.7V ≤ V <sub>CC</sub> ≤ 3.6V	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage (Note 1)	2.7V ≤ V <sub>CC</sub> ≤ 3.6V		0.8	V
Vон	HIGH Level Output Voltage	$2.7V \le V_{CC} \le 3.6V; I_{OH} = -100\mu A$	V <sub>CC</sub> - 0.2		V
		$V_{CC} = 2.7V; I_{OH} = -12mA$	2.2		1
		$V_{CC} = 3.0V; I_{OH} = -18mA$	2.4		]
		$V_{CC} = 3.0V; I_{OH} = -24mA$	2.2		1
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V; I_{OL} = 100\mu A$		0.2	V
		$V_{CC} = 2.7V; I_{OL} = 12mA$		0.4	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA		0.4	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 24mA		0.55	]

<sup>1.</sup> These values of  $V_I$  are used to test DC electrical characteristics only. Functional test should use  $V_{IH} \ge 2.4 \text{V}$ ,  $V_{IL} \le 0.5 \text{V}$ .

# DC ELECTRICAL CHARACTERISTICS (continued)

			T <sub>A</sub> = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
Ц	Input Leakage Current	$2.7V \le V_{CC} \le 3.6V; \ 0V \le V_{I} \le 5.5V$		±5.0	μΑ
loz	3–State Output Current	$2.7 \le V_{CC} \le 3.6V$ ; $0V \le V_{O} \le 5.5V$ ; $V_{I} = V_{IH}$ or $V_{IL}$		±5.0	μΑ
loff	Power-Off Leakage Current	$V_{CC} = 0V$ ; $V_I$ or $V_O = 5.5V$		10	μΑ
ICC	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$ ; $V_I = GND$ or $V_{CC}$		10	μΑ
		$2.7 \le V_{CC} \le 3.6 \text{V}; \ 3.6 \le \text{V}_{I} \ \text{or} \ \text{V}_{O} \le 5.5 \text{V}$		±10	μΑ
Δlcc	Increase in I <sub>CC</sub> per Input	$2.7 \le V_{CC} \le 3.6V; V_{IH} = V_{CC} - 0.6V$		500	μΑ

# AC CHARACTERISTICS ( $t_R = t_F = 2.5 ns; C_L = 50 pF; R_L = 500 \Omega$ )

				T <sub>A</sub> = -40°C to +85°C				
			V <sub>CC</sub> = 3.	0V to 3.6V	V <sub>CC</sub>	= 2.7V	1	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit	
tPLH tPHL	Propagation Delay Dn to On	1	1.5 1.5	8.0 8.0	1.5 1.5	9.0 9.0	ns	
tPLH tPHL	Propagation Delay LE to On	3	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time to HIGH and LOW Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns	
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time from HIGH and LOW Level	2	1.5 1.5	6.5 6.5	1.5 1.5	7.0 7.0	ns	
t <sub>S</sub>	Setup Time, HIGH or LOW Dn to LE	3	2.5		2.5		ns	
th	Hold Time, HIGH or LOW Dn to LE	3	1.5		1.5		ns	
t <sub>W</sub>	LE Pulse Width, HIGH	3	3.3		3.3		ns	
tOSHL tOSLH	Output-to-Output Skew (Note 1)			1.0 1.0			ns	

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.


# **DYNAMIC SWITCHING CHARACTERISTICS**

			T <sub>A</sub> = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage <sup>1</sup>	$V_{CC} = 3.3V$ , $C_L = 50pF$ , $V_{IH} = 3.3V$ , $V_{IL} = 0V$		0.8		V
VOLV	Dynamic LOW Valley Voltage1	$V_{CC} = 3.3V$ , $C_L = 50pF$ , $V_{IH} = 3.3V$ , $V_{IL} = 0V$		0.8		V

<sup>1.</sup> Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.


# **CAPACITIVE CHARACTERISTICS**


Symbol	Parameter	Condition	Typical	Unit
C <sub>PD</sub>	Power Dissipation Capacitance	10MHz, $V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	25	pF
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF



# WAVEFORM 1 - PROPAGATION DELAYS

 $t_R = t_F = 2.5 \text{ns}, 10\% \text{ to } 90\%; f = 1 \text{MHz}; t_W = 500 \text{ns}$ 






# WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz;  $t_W = 500$ ns

#### WAVEFORM 3 - LE to On PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH, Dn to LE SETUP AND HOLD TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz;  $t_W = 500$ ns except when noted

Figure 1. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
<sup>t</sup> PZH <sup>, t</sup> PHZ	GND


C<sub>L</sub> = 50pF or equivalent (Includes jig and probe capacitance)

 $R_L = R_1 = 500\Omega$  or equivalent  $R_T = Z_{OUT}$  of pulse generator (typically 50 $\Omega$ )

Figure 2. Test Circuit

5

### **OUTLINE DIMENSIONS**





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
   MAXIMUM MOLD PROTRUSION 0.150 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.


	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	12.65	12.95	0.499	0.510
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27	BSC	0.050	BSC
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029


#### **M SUFFIX**

PLASTIC SOIC EIAJ PACKAGE CASE 967-01 ISSUE O









#### NOTES:


- 1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982.

  C CONTROLLING DIMENSION: MILLIMETER.

  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- PER SIDE.
  TERMINAL NUMBERS ARE SHOWN FOR
  REFERENCE ONLY.
  THE LEAD WIDTH DIMENSION (b) DOES NOT
  INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) DAMIDAN FAOT INSIGN SHALL BE USE (UNCOS)
  TOTAL IN EXCESS OF THE LEAD WIDTH
  DIMENSION AT MAXIMUM MATERIAL CONDITION.
  DAMBAR CANNOT BE LOCATED ON THE LOWER
  RADIUS OR THE FOOT. MINIMUM SPACE
  BETWEEN PROTRUSIONS AND ADJACENT LEAD
  TO BE 0.46 (0.018).

	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
Α <sub>1</sub>	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	12.35	12.80	0.486	0.504
E	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050	BSC
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10°
$Q_1$	0.70	0.90	0.028	0.035
Z		0.81		0.032

### **OUTLINE DIMENSIONS**



- NOTES:
  13 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  14 CONTROLLING DIMENSION: MILLIMETER.
- 14 CONTROCLING DIMENSION, MILLIUMETER.
  15 DIMENSION A DOES NOT INCLUDE MOLD FLASH,
  PROTRUSIONS OR GATE BURRS. MOLD FLASH
  OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.


  16 DIMENSION B DOES NOT INCLUDE INTERLEAD
- FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  17 DIMENSION K DOES NOT INCLUDE DAMBAR
- PROTRUSION/INTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF K DIMENSION AT MAXIMUM MATERIAL CONDITION DAMBAR INTRUSION SHALL NOT REDUCE DIMENSION K BY MORE THAN 0.07 (0.002) AT LEAST MATERIAL
  CONDITION.

  18 TERMINAL NUMBERS ARE SHOWN FOR
  REFERENCE ONLY.

  19 DIMENSION A AND B ARE TO BE DETERMINED
  AT DATUM PLANE—W—.

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	7.07	7.33	0.278	0.288
В	5.20	5.38	0.205	0.212
C	1.73	1.99	0.068	0.078
D	0.05	0.21	0.002	0.008
F	0.63	0.95	0.024	0.037
G	0.65 BSC		0.026 BSC	
Н	0.59	0.75	0.023	0.030
۲	0.09	0.20	0.003	0.008
J1	0.09	0.16	0.003	0.006
K	0.25	0.38	0.010	0.015
K1	0.25	0.33	0.010	0.013
Ĺ	7.65	7.90	0.301	0.311
М	0 °	8°	0 °	8 °



7

-T- SEATING PLANE

### NOTES:

- 6 DIMENSIONING AND TOLERANCING PER ANSI
  - Y14.5M, 1982.
- 7 CONTROLLING DIMENSION: MILLIMETER. 8 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD
   FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
  PER SIDE.
  10 DIMENSION K DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
- PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- 12 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20	_	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.27	0.37	0.011	0.015
٦	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	0°	8°	0°	8°

#### MC74LCX573

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

How to reach us:

**USA/EUROPE**: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com -TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

**HONG KONG**: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC74LCX573/D