

## 32-Channel High-Voltage Sample-and-Hold Amplifier Array

### Features

- Thirty-two Independent High-voltage Amplifiers
- 300V Operating Voltage
- 295V Output Voltage
- 2.2V/ $\mu$ s Typical Output Slew Rate
- Adjustable Output Current Source Limit
- Adjustable Output Current Sink Limit
- Internal Closed-loop Gain of 72V/V
- 12 M $\Omega$  Feedback Impedance
- Layout Ideal for Die Applications

### Applications

- Microelectromechanical Systems (MEMS) Driver
- Piezoelectric Transducer Driver
- Optical Crosspoint Switches  
(Using MEMS Technology)


### General Description

The HV257 is a 32-channel, high-voltage sample-and-hold amplifier array integrated circuit. It operates on a single high-voltage supply, up to 300V, and two low-voltage supplies,  $V_{DD}$  and  $V_{NN}$ .

All 32 sample-and-hold circuits share a common analog input,  $V_{SIG}$ . The individual sample-and-hold circuits are selected by a five-to-32 logic decoder. The sampled voltage on the holding capacitor is buffered by a low-voltage amplifier and is magnified by a high-voltage amplifier with a closed-loop gain of 72V/V. The internal closed-loop gain is set for an input voltage range of 0V to 4.096V. The input voltage can be up to 5V, but the output will saturate. The maximum output voltage swing is 5V below the  $V_{PP}$  high-voltage supply. The outputs can drive capacitive loads of up to 3000 pF.


The maximum output source and sink current can be adjusted by using two external resistors. An external  $R_{SOURCE}$  resistor controls the maximum sourcing current, and an external  $R_{SINK}$  resistor controls the maximum sinking current. The current limit is approximately 12.5V divided by the external resistor value. The setting is common for all 32 outputs. A low-voltage silicon junction diode is made available to help monitor the die temperature.

### Package Type




# HV257

## Functional Block Diagram



## Typical Application Circuit



# HV257

## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings†

High-voltage Supply, $V_{PP}$ .....	310V
Analog Low-voltage Positive Supply, $AV_{DD}$ .....	8V
Digital Low-voltage Positive Supply, $DV_{DD}$ .....	8V
Analog Low-voltage Negative Supply, $AV_{NN}$ .....	-7V
Digital Low-voltage Negative Supply, $DV_{NN}$ .....	-7V
Logic Input Voltage .....	-0.5V to $DV_{DD}$
Analog Input Signal, $V_{SIG}$ .....	0V to 6V
Maximum Junction Temperature, $T_J$ .....	150°C
Storage Temperature, $T_S$ .....	-65°C to +150°C

† **Notice:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
High-voltage Positive Supply	$V_{PP}$	125	—	300	V	
Low-voltage Positive Supply	$V_{DD}$	6	—	7.5	V	
Low-voltage Negative Supply	$V_{NN}$	-4.5	—	-6.5	V	
$V_{PP}$ Supply Current	$I_{PP}$	—	—	0.8	mA	$V_{PP} = 300V$ , All $HV_{OUT} = 0V$ , No load
$V_{DD}$ Supply Current	$I_{DD}$	—	—	5	mA	$V_{DD} = 6V$ to $7.5V$
$V_{NN}$ Supply Current	$I_{NN}$	-6	—	—	mA	$V_{NN} = -4.5V$ to $-6.5V$
Operating Temperature Range	$T_J$	-10	—	85	°C	

## DC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Over operating conditions unless otherwise noted						
Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
HV <sub>OUT</sub> Voltage Swing	HV <sub>OUT</sub>	0	—	V <sub>PP</sub> -5	V	
Input Voltage Offset	V <sub>INOS</sub>	—	—	±40	mV	Input referred
Feedback Resistance from HV <sub>OUT</sub> to Ground	R <sub>F</sub> B	9.6	12	—	MΩ	
HV <sub>OUT</sub> Capacitive Load	C <sub>LOAD</sub>	0	—	3000	pF	
HV <sub>OUT</sub> Sourcing Current Limiting Range	I <sub>SOURCE</sub>	50	—	500	μA	I <sub>SOURCE</sub> = 12.5V/R <sub>SOURCE</sub>
HV <sub>OUT</sub> Sinking Current Limiting Range	I <sub>SINK</sub>	50	—	500	μA	I <sub>SINK</sub> = 12.5V/R <sub>SINK</sub>
External Resistance Range for Setting Maximum Current Source	R <sub>SOURCE</sub>	25	—	250	kΩ	
External Resistance Range for Setting Maximum Current Sink	R <sub>SINK</sub>	25	—	250	kΩ	

## AC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Over operating conditions unless otherwise noted						
Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
HV <sub>OUT</sub> Slew Rate Rise	SR	—	2.2	—	V/μs	No load
HV <sub>OUT</sub> Slew Rate Fall		—	2	—	V/μs	No load
HV <sub>OUT</sub> -3 dB Channel Bandwidth	BW	—	4	—	kHz	V <sub>PP</sub> = 300V
Open-loop Gain	A <sub>O</sub>	70	100	—	dB	
Closed-loop Gain	A <sub>V</sub>	68.4	72	75.6	V/V	
DC Channel-to-channel Crosstalk	CT <sub>DC</sub>	-80	—	—	dB	
Power Supply Rejection Ratio for V <sub>PP</sub> , V <sub>DD</sub> and V <sub>NN</sub>	PSRR	-40	—	—	dB	
<b>SAMPLE AND HOLD</b>						
Acquisition Time	t <sub>AQ</sub>	—	4	—	μs	
Pedestal Voltage	V <sub>PED</sub>	—	1	—	mV	Input referred
Sample-and-Hold Switch Resistance	R <sub>SW</sub>	—	5	—	kΩ	
Sample-and-Hold Capacitor	C <sub>H</sub>	—	10	12	pF	
Voltage Droop Rate During Hold Time Relative to Input	V <sub>DROOP</sub>	—	6	—	V/s	Output referred
Input Signal Voltage Range	V <sub>SIG</sub>	0	—	5	V	
V <sub>SIG</sub> Input Capacitance	C <sub>SIG</sub>	—	33	—	pF	
<b>LOGIC DECODER</b>						
Set-up Time-address to Enable	t <sub>SU</sub>	75	—	—	ns	
Hold Time-address to Enable Bar	t <sub>H</sub>	75	—	—	ns	
Input Logic High Voltage	V <sub>IH</sub>	2.4	—	V <sub>DD</sub>	V	
Input Logic Low Voltage	V <sub>IL</sub>	0	—	1.2	V	
Input Logic High Current	I <sub>IH</sub>	—	—	1	μA	V <sub>IH</sub> = V <sub>DD</sub>
Input Logic Low Current	I <sub>IL</sub>	-1	—	—	μA	V <sub>IL</sub> = 0V
Logic Input Capacitance	C <sub>IN</sub>	—	—	15	pF	

# HV257


## AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Over operating conditions unless otherwise noted						
Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
<b>TEMPERATURE DIODE</b>						
Peak Inverse Voltage	PIV	—	—	5	V	Cathode to anode
Forward Diode Drop	$V_F$	—	0.6	—	V	$I_F = 100 \mu\text{A}$ , anode to cathode at $T_A = 25^\circ\text{C}$
Forward Diode Current	$I_F$	—	—	100	$\mu\text{A}$	Anode to cathode
$V_F$ Temperature Coefficient	$T_C$	—	-2.2	—	mV/ $^\circ\text{C}$	Anode to cathode

## TEMPERATURE SPECIFICATIONS

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
<b>TEMPERATURE RANGE</b>						
Maximum Junction Temperature	$T_J$	—	—	+150	$^\circ\text{C}$	
Storage Temperature	$T_S$	-65	—	+150	$^\circ\text{C}$	
<b>PACKAGE THERMAL RESISTANCE</b>						
100-lead MQFP	$\theta_{JA}$	—	39	—	$^\circ\text{C/W}$	

## Timing Waveforms of Sample-and-Hold




## DECODER FUNCTION TABLE


A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	EN	Selected S/H
L	L	L	L	L	H	0
L	L	L	L	H	H	1
L	L	L	H	L	H	2
L	L	L	H	H	H	3
↑	↑	↑	↑	↑	↑	↑
H	H	H	H	L	H	30
H	H	H	H	H	H	31
X	X	X	X	X	L	All Open

## 2.0 TYPICAL PERFORMANCE CURVES


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g. outside specified power supply range) and therefore outside the warranted range.




**FIGURE 2-1:**  $I_{SINK}$  vs.  $R_{SINK}$ .




**FIGURE 2-4:** Temperature Diode vs. Temperature.




**FIGURE 2-2:**  $I_{SOURCE}$  vs.  $R_{SOURCE}$ .




**FIGURE 2-5:**  $HV_{OUT}$  Charge Injection vs.  $V_{SIG}$




**FIGURE 2-3:** Acquisition Window.




**FIGURE 2-6:**  $HV_{OUT}$  Droop.




**FIGURE 2-7:**  $V_{PP}$  PSRR vs. Frequency.




**FIGURE 2-10:** Input Offset vs.  $V_{IN}$  and Temperature.




**FIGURE 2-8:**  $V_{DD}$  PSRR vs. Frequency.



**FIGURE 2-11:** Gain vs.  $V_{IN}$ .



**FIGURE 2-9:**  $V_{NN}$  PSRR vs. Frequency.



**FIGURE 2-12:**  $HV_{OUT}$  Drift.



## 3.0 PIN DESCRIPTION

The details on the pins of HV257 are listed on [Table 3-1](#). Refer to [Package Type](#) for the location of pins.

**TABLE 3-1: PIN FUNCTION TABLE**

Pin Number	Pin Name	Description
1	HVOUT31	Amplifier output
2	HVOUT30	Amplifier output
3	HVOUT29	Amplifier output
4	HVOUT28	Amplifier output
5	HVOUT27	Amplifier output
6	HVOUT26	Amplifier output
7	HVOUT25	Amplifier output
8	HVOUT24	Amplifier output
9	HVOUT23	Amplifier output
10	HVOUT22	Amplifier output
11	HVOUT21	Amplifier output
12	HVOUT20	Amplifier output
13	HVOUT19	Amplifier output
14	HVOUT18	Amplifier output
15	HVOUT17	Amplifier output
16	HVOUT16	Amplifier output
17	HVOUT15	Amplifier output
18	HVOUT14	Amplifier output
19	HVOUT13	Amplifier output
20	HVOUT12	Amplifier output
21	HVOUT11	Amplifier output
22	HVOUT10	Amplifier output
23	HVOUT9	Amplifier output
24	HVOUT8	Amplifier output
25	HVOUT7	Amplifier output
26	HVOUT6	Amplifier output
27	HVOUT5	Amplifier output
28	HVOUT4	Amplifier output
29	HVOUT3	Amplifier output
30	HVOUT2	Amplifier output
31	HVOUT1	Amplifier output
32	HVOUT0	Amplifier output
33	VPP	High-voltage positive supply. There are two pads.
34	NC	No connection
35	NC	No connection

**TABLE 3-1: PIN FUNCTION TABLE (CONTINUED)**

Pin Number	Pin Name	Description
36	NC	No connection
37	NC	No connection
38	NC	No connection
39	AGND	Analog ground. There are three pads. They need to be externally connected.
40	AVNN	Analog low-voltage negative supply. This should be at the same potential as DVNN. There are two pads.
41	NC	No connection
42	AVDD	Analog low-voltage positive supply. This should be at the same potential as DVDD. There are two pads.
43	AGND	Analog ground. There are three pads. They need to be externally connected.
44	DVNN	Digital low-voltage negative supply. This should be at the same potential as AVNN. There are two pads.
45	DVDD	Digital low-voltage positive supply. This should be at the same potential as AVDD. There are two pads.
46	NC	No connection
47	NC	No connection
48	NC	No connection
49	NC	No connection
50	NC	No connection
51	NC	No connection
52	NC	No connection
53	NC	No connection
54	NC	No connection
55	NC	No connection
56	NC	No connection
57	NC	No connection
58	NC	No connection
59	NC	No connection
60	NC	No connection
61	NC	No connection
62	NC	No connection
63	NC	No connection
64	NC	No connection
65	NC	No connection
66	NC	No connection
67	NC	No connection
68	NC	No connection
69	NC	No connection
70	NC	No connection
71	NC	No connection

**TABLE 3-1: PIN FUNCTION TABLE (CONTINUED)**

Pin Number	Pin Name	Description
72	NC	No connection
73	NC	No connection
74	NC	No connection
75	NC	No connection
76	NC	No connection
77	NC	No connection
78	NC	No connection
79	NC	No connection
80	EN	Active logic high input. Logic low will keep sample-and-hold switches open.
81	A0	Decoder logic input. Addressed channel will close the sample-and-hold switch. Sample-and-hold switches for unaddressed channels are kept open.
82	A1	Decoder logic input. Addressed channel will close the sample-and-hold switch. Sample-and-hold switches for unaddressed channels are kept open.
83	A2	Decoder logic input. Addressed channel will close the sample-and-hold switch. Sample-and-hold switches for unaddressed channels are kept open.
84	A3	Decoder logic input. Addressed channel will close the sample-and-hold switch. Sample-and-hold switches for unaddressed channels are kept open.
85	A4	Decoder logic input. Addressed channel will close the sample-and-hold switch. Sample-and-hold switches for unaddressed channels are kept open.
86	DGND	Digital ground
87	DVDD	Digital low-voltage positive supply. This should be at the same potential as AVDD. There are two pads.
88	DVNN	Digital low-voltage negative supply. This should be at the same potential as AVNN. There are two pads.
89	AGND	Analog ground. There are three pads. They need to be externally connected.
90	VSIG	Common input signal for all 32 sample-and-hold circuits.
91	AVDD	Analog low-voltage positive supply. This should be at the same potential as DVDD. There are two pads.
92	BYP-AVNN	Internally generated reference voltage. An external low-voltage (1 nF–10 nF) capacitor needs to be connected across AVNN and BYP-AVNN.
93	BYP-AVDD	Internally generated reference voltage. An external low-voltage (1 nF–10 nF) capacitor needs to be connected across AVDD and BYP-AVDD.
94	AVNN	Analog low-voltage negative supply. This should be at the same potential as DVNN. There are two pads.
95	Anode	The anode side of a low-voltage silicon diode that can be used to monitor die temperature.
96	Cathode	The cathode side of a low-voltage silicon diode that can be used to monitor die temperature.
97	RSINK	The external resistor from RSINK to VNN that sets the output current sinking limit. The current limit is approximately 12.5V divided by the RSINK resistor value.
98	RSOURCE	The external resistor from RSOURCE to VNN that sets the output current sourcing limit. The current limit is approximately 12.5V divided by RSOURCE resistor value.


# HV257

---

**TABLE 3-1: PIN FUNCTION TABLE (CONTINUED)**

<b>Pin Number</b>	<b>Pin Name</b>	<b>Description</b>
99	BYP-VPP	The internally generated reference voltage. An external low-voltage (1 nF–10 nF) capacitor needs to be connected across VPP and BYP-VPP.
100	VPP	High-voltage positive supply. There are two pads.

## 3.1 Pad Configuration



**FIGURE 3-1:** Pad Configuration Drawing.

# HV257

**TABLE 3-2: PAD COORDINATES**

Chip Size: 17160 $\mu\text{m}$ X 5830 $\mu\text{m}$ Center of Die: 0,0		
Pad Name	X ( $\mu\text{m}$ )	Y ( $\mu\text{m}$ )
VPP	-8338.5	2708.5
HVOUT0	-7895	2305.5
HVOUT1	-7448.5	2305.5
HVOUT2	-7001.5	2305.5
HVOUT3	-6554.5	2305.5
HVOUT4	-6107.5	2305.5
HVOUT5	-5660.5	2305.5
HVOUT6	-5213.5	2305.5
HVOUT7	-4776.5	2305.5
HVOUT8	-4319.5	2305.5
HVOUT9	-3872.5	2305.5
HVOUT10	-3425.5	2305.5
HVOUT11	-2978.5	2305.5
HVOUT12	-2513.5	2305.5
HVOUT13	-2084.5	2305.5
HVOUT14	-1637.5	2305.5
HVOUT15	-1190.5	2305.5
HVOUT16	-743.5	2305.5
HVOUT17	-296.5	2305.5
HVOUT18	150	2305.5
HVOUT19	597.5	2305.5
HVOUT20	1044.5	2305.5
HVOUT21	1491.5	2305.5
HVOUT22	1938.5	2305.5
HVOUT23	2385.5	2305.5
HVOUT24	2832.5	2305.5
HVOUT25	3279.5	2305.5
HVOUT26	3726.5	2305.5
HVOUT27	4173.5	2305.5
HVOUT28	4620.5	2305.5
HVOUT29	5067.5	2305.5
HVOUT30	5514.5	2305.5
HVOUT31	5961.5	2305.5
VPP	6659	2709
BYP-VPP	7045	2709
RSOURCE	7489	2709
RSINK	7969	2709
CATHODE	8366	2709
ANODE	8366	2199
AVNN	8047	425
BYP-AVDD	8047	125.5

**TABLE 3-2: PAD COORDINATES  
(CONTINUED)**

Chip Size: 17160 $\mu\text{m}$ X 5830 $\mu\text{m}$ Center of Die: 0,0		
Pad Name	X ( $\mu\text{m}$ )	Y ( $\mu\text{m}$ )
BYP-AVNN	8047	-135.5
AVDD	8047	-704.5
VSIG	8047	-1072.5
AGND	8047	-1424.5
DVNN	8066.5	-1590
DVDD	8066.5	-1958.5
DGND	7867	-2192
A4	7723	-2684
A3	7319	-2684
A2	6913	-2684
A1	6508.5	-2684
A0	6103.5	-2684
EN	5698	-2684
NC	5043.5	-2686
NC	4638.5	-2686
NC	4233.5	-2686
NC	3828.5	-2686
NC	3423.5	-2686
NC	3018.5	-2686
NC	2613.5	-2686
NC	2208.5	-2686
NC	1803.5	-2686
NC	1398.5	-2686
NC	993.5	-2686
NC	588.5	-2686
NC	183.5	-2686
NC	-221.5	-2686
NC	-626.5	-2686
NC	-1031.5	-2686
NC	-1436.5	-2686
NC	-2412	-2686
NC	-2817	-2686
NC	-3222	-2686
NC	-3627	-2686
NC	-4032	-2686
NC	-4437	-2686
NC	-4842	-2686
NC	-5247	-2686
NC	-5652	-2686
NC	-6052	-2686
NC	-6462	-2686

**TABLE 3-2: PAD COORDINATES  
(CONTINUED)**

Chip Size: 17160 $\mu\text{m}$ X 5830 $\mu\text{m}$ Center of Die: 0,0		
Pad Name	X ( $\mu\text{m}$ )	Y ( $\mu\text{m}$ )
NC	-6867	-2686
NC	-7272	-2686
NC	-7677	-2686
NC	-8082	-2686
DVDD	-8373	-2250.5
DVNN	-8373	-1949
AGND	-8367	-1561
AVDD	-8387	-1143
AVNN	-8338.5	577.5
AGND	-8341	916.5


# HV257

## 4.0 FUNCTIONAL DESCRIPTION

### 4.1 Power-up/Power-down Sequence

#### 4.1.1 EXTERNAL DIODE PROTECTION

The device can be damaged due to improper power-up/power-down sequence. To avoid this, please follow the acceptable power-up/power-down sequences in [Table 4-1](#) and [Table 4-2](#) and add two external diodes as shown in [Figure 4-1](#). The first diode is a high-voltage diode across  $V_{PP}$  and  $V_{DD}$  where the anode of the diode is connected to  $V_{DD}$  and the cathode of the diode is connected to  $V_{PP}$ . Any low-current high-voltage diode such as a 1N4004 will be adequate. The second diode is a Schottky diode across  $V_{NN}$  and  $D_{GND}$  where the anode of the Schottky diode is connected to  $V_{NN}$  and the cathode is connected to  $D_{GND}$ . Any low-current Schottky diode such as a 1N5817 will be sufficient.



**FIGURE 4-1:** Diode Configuration.

#### 4.1.2 RECOMMENDED POWER-UP/POWER-DOWN SEQUENCE

The HV257 needs all power supplies to be fully up and all channels refreshed with  $V_{SIG} = 0V$  to force all high-voltage outputs to 0V. Before that time, the high-voltage outputs may have temporary voltage excursions above or below GND level, depending on selected power-up sequence. To minimize the excursions, the  $V_{DD}$  and  $V_{NN}$  power supplies should be applied at the same time (or within a few nanoseconds). In addition, all channels should be continuously refreshed with  $V_{SIG} = 0V$ , just before, and while the  $V_{PP}$  is ramping up. The suggested  $V_{PP}$  ramp up speed should be 10 milliseconds or longer and the ramp-down should be 1 millisecond or longer.


**TABLE 4-1: ACCEPTABLE POWER-UP SEQUENCES**

Option 1		Option 2		Option 3	
Step	Description	Step	Description	Step	Description
1	$V_{PP}$	1	$V_{NN}$	1	$V_{DD}$ and $V_{NN}$
2	$V_{NN}$	2	$V_{DD}$	2	Inputs
3	$V_{DD}$	3	$V_{PP}$	3	$V_{PP}$
4	Inputs and Anode	4	Inputs and Anode	4	Anode


**TABLE 4-2: ACCEPTABLE POWER-DOWN SEQUENCES**

Option 1		Option 2		Option 3	
Step	Description	Step	Description	Step	Description
1	Inputs and Anode	1	Inputs and Anode	1	Anode
2	$V_{DD}$	2	$V_{PP}$	2	$V_{PP}$
3	$V_{NN}$	3	$V_{DD}$	3	Inputs
4	$V_{PP}$	4	$V_{NN}$	4	$V_{NN}$ and $V_{DD}$





**FIGURE 4-2:** Recommended Power-up/Power-down Timing.




**FIGURE 4-3:**  $HV_{OUT}$  Level at Power-up.

# HV257

## 4.2 $R_{SINK}/R_{SOURCE}$


The  $V_{DD\_BYP}$ ,  $V_{DD\_BYP}$  and  $V_{NN\_BYP}$  pins are internal high-impedance-current mirror gate nodes brought out to maintain stable opamp biasing currents in noisy power supply environments. When  $0.1\ \mu\text{F}/25\text{V}$  bypass capacitors are added between  $V_{PP\_BYP}$  and  $V_{PP}$ , between  $V_{DD\_BYP}$  and  $V_{DD}$  and between  $V_{NN\_BYP}$  and  $V_{NN}$ , they will force the high-impedance gate nodes to follow the fluctuation of power lines. The expected voltages at the  $V_{DD\_BYP}$  and  $V_{NN\_BYP}$  pins are typically 1.5V from their respectful power supply. The expected voltage at  $V_{PP\_BYP}$  is typically 3V below  $V_{PP}$ .



**FIGURE 4-4:** Internal Reference Current Diagram.

## 4.3 Ground Isolation (AGND/DGND Isolation)


It is important that the AGND pin is connected to a clean ground. The hold capacitors are internally connected to the AGND, and any ground noise will directly couple to the high-voltage outputs (with a gain of 72). The analog and digital ground traces on the PCB should be physically separated to reduce digital switching noise, degrading the signal to noise performance.



**FIGURE 4-5:** AGND/DGND Ground Isolation.

## 5.0 PACKAGE MARKING INFORMATION


### 5.1 Packaging Information



<b>Legend:</b>	XX...X	Product Code or Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	Ⓔ3	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (Ⓔ3) can be found on the outer packaging for this package.
<b>Note:</b>	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo.	

## 100-Lead MQFP Package Outline (FG)

20.00x14.00mm body, 3.15mm height (max), 0.65mm pitch, 3.20mm footprint



Note: For the most current package drawings, see the Microchip Packaging Specification at [www.microchip.com/packaging](http://www.microchip.com/packaging).

**Note:**

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbol	A	A1	A2	b	D	D1	E	E1	e	L	L1	L2	$\theta$	$\theta 1$	
Dimension (mm)	MIN	2.50*	0.00	2.50	0.22	22.95*	19.80*	16.95*	13.80*	0.65 BSC	0.73	1.60 REF	0.25	0°	5°
	NOM	-	-	2.70	-	23.20	20.00	17.20	14.00		0.88		-	-	
	MAX	3.15	0.25	2.90	0.40	23.45*	20.20*	17.45*	14.20*		1.03		7°	16°	

JEDEC Registration MS-022, Variation GC-2, Issue B, Dec. 1996.

\* This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.

# HV257

---

NOTES:

## APPENDIX A: REVISION HISTORY

### Revision A (September 2017)

- Converted Supertex Doc# DSFP-HV257 to Microchip DS20005827A
- Changed the part marking format
- Made minor text changes throughout the document

# HV257

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<u>PART NO.</u>	<u>XX</u>	-	<u>X</u>	-	<u>X</u>
Device	Package Options		Environmental		Media Type
Device:	HV257	=	32-Channel High-Voltage Sample-and-Hold Amplifier Array		
Package:	FG	=	100-lead MQFP		
Environmental:	G	=	Lead (Pb)-free/RoHS-compliant Package		
Media Type:	(blank)	=	66/Tray for a K6 Package		

**Example:**

a) HV257FG-G: 32-Channel High-Voltage Sample-and-Hold Amplifier Array, 100-lead MQFP, 66/Tray



---

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*

**QUALITY MANAGEMENT SYSTEM  
CERTIFIED BY DNV  
= ISO/TS 16949 =**

### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KEELOQ, KEELOQ logo, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICTail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved.  
ISBN: 978-1-5224-2184-9



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

#### Corporate Office

2355 West Chandler Blvd.

Chandler, AZ 85224-6199

Tel: 480-792-7200

Fax: 480-792-7277

Technical Support:

<http://www.microchip.com/support>

Web Address:

[www.microchip.com](http://www.microchip.com)

#### Atlanta

Duluth, GA

Tel: 678-957-9614

Fax: 678-957-1455

#### Austin, TX

Tel: 512-257-3370

#### Boston

Westborough, MA

Tel: 774-760-0087

Fax: 774-760-0088

#### Chicago

Itasca, IL

Tel: 630-285-0071

Fax: 630-285-0075

#### Dallas

Addison, TX

Tel: 972-818-7423

Fax: 972-818-2924

#### Detroit

Novi, MI

Tel: 248-848-4000

#### Houston, TX

Tel: 281-894-5983

#### Indianapolis

Noblesville, IN

Tel: 317-773-8323

Fax: 317-773-5453

Tel: 317-536-2380

#### Los Angeles

Mission Viejo, CA

Tel: 949-462-9523

Fax: 949-462-9608

Tel: 951-273-7800

#### Raleigh, NC

Tel: 919-844-7510

#### New York, NY

Tel: 631-435-6000

#### San Jose, CA

Tel: 408-735-9110

Tel: 408-436-4270

#### Canada - Toronto

Tel: 905-695-1980

Fax: 905-695-2078

### ASIA/PACIFIC

#### Asia Pacific Office

Suites 3707-14, 37th Floor

Tower 6, The Gateway

Harbour City, Kowloon

#### Hong Kong

Tel: 852-2943-5100

Fax: 852-2401-3431

#### Australia - Sydney

Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

#### China - Beijing

Tel: 86-10-8569-7000

Fax: 86-10-8528-2104

#### China - Chengdu

Tel: 86-28-8665-5511

Fax: 86-28-8665-7889

#### China - Chongqing

Tel: 86-23-8980-9588

Fax: 86-23-8980-9500

#### China - Dongguan

Tel: 86-769-8702-9880

#### China - Guangzhou

Tel: 86-20-8755-8029

#### China - Hangzhou

Tel: 86-571-8792-8115

Fax: 86-571-8792-8116

#### China - Hong Kong SAR

Tel: 852-2943-5100

Fax: 852-2401-3431

#### China - Nanjing

Tel: 86-25-8473-2460

Fax: 86-25-8473-2470

#### China - Qingdao

Tel: 86-532-8502-7355

Fax: 86-532-8502-7205

#### China - Shanghai

Tel: 86-21-3326-8000

Fax: 86-21-3326-8021

#### China - Shenyang

Tel: 86-24-2334-2829

Fax: 86-24-2334-2393

#### China - Shenzhen

Tel: 86-755-8864-2200

Fax: 86-755-8203-1760

#### China - Wuhan

Tel: 86-27-5980-5300

Fax: 86-27-5980-5118

#### China - Xian

Tel: 86-29-8833-7252

Fax: 86-29-8833-7256

### ASIA/PACIFIC

#### China - Xiamen

Tel: 86-592-2388138

Fax: 86-592-2388130

#### China - Zhuhai

Tel: 86-756-3210040

Fax: 86-756-3210049

#### India - Bangalore

Tel: 91-80-3090-4444

Fax: 91-80-3090-4123

#### India - New Delhi

Tel: 91-11-4160-8631

Fax: 91-11-4160-8632

#### India - Pune

Tel: 91-20-3019-1500

#### Japan - Osaka

Tel: 81-6-6152-7160

Fax: 81-6-6152-9310

#### Japan - Tokyo

Tel: 81-3-6880-3770

Fax: 81-3-6880-3771

#### Korea - Daegu

Tel: 82-53-744-4301

Fax: 82-53-744-4302

#### Korea - Seoul

Tel: 82-2-554-7200

Fax: 82-2-558-5932 or

82-2-558-5934

#### Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857

Fax: 60-3-6201-9859

#### Malaysia - Penang

Tel: 60-4-227-8870

Fax: 60-4-227-4068

#### Philippines - Manila

Tel: 63-2-634-9065

Fax: 63-2-634-9069

#### Singapore

Tel: 65-6334-8870

Fax: 65-6334-8850

#### Taiwan - Hsin Chu

Tel: 886-3-5778-366

Fax: 886-3-5770-955

#### Taiwan - Kaohsiung

Tel: 886-7-213-7830

#### Taiwan - Taipei

Tel: 886-2-2508-8600

Fax: 886-2-2508-0102

#### Thailand - Bangkok

Tel: 66-2-694-1351

Fax: 66-2-694-1350

### EUROPE

#### Austria - Wels

Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

#### Denmark - Copenhagen

Tel: 45-4450-2828

Fax: 45-4485-2829

#### Finland - Espoo

Tel: 358-9-4520-820

#### France - Paris

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

#### France - Saint Cloud

Tel: 33-1-30-60-70-00

#### Germany - Garching

Tel: 49-8931-9700

#### Germany - Haan

Tel: 49-2129-3766400

#### Germany - Heilbronn

Tel: 49-7131-67-3636

#### Germany - Karlsruhe

Tel: 49-721-625370

#### Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

#### Germany - Rosenheim

Tel: 49-8031-354-560

#### Israel - Ra'anana

Tel: 972-9-744-7705

#### Italy - Milan

Tel: 39-0331-742611

Fax: 39-0331-466781

#### Italy - Padova

Tel: 39-049-7625286

#### Netherlands - Drunen

Tel: 31-416-690399

Fax: 31-416-690340

#### Norway - Trondheim

Tel: 47-7289-7561

#### Poland - Warsaw

Tel: 48-22-3325737

#### Romania - Bucharest

Tel: 40-21-407-87-50

#### Spain - Madrid

Tel: 34-91-708-08-90

Fax: 34-91-708-08-91

#### Sweden - Gothenberg

Tel: 46-31-704-60-40

#### Sweden - Stockholm

Tel: 46-8-5090-4654

#### UK - Wokingham

Tel: 44-118-921-5800

Fax: 44-118-921-5820