AUIRF7739L2 Product Datasheet

/var/www/html/datasheet/sites/default/files/pdfhtml_dummy/auirf7739l2-html.html
background image

 

AUIRF7739L2TR 

Base Part Number  

Package Type   

Standard Pack 

Form Quantity 

AUIRF7739L2 

DirectFET Large Can 

Tape and Reel 

4000 

AUIRF7739L2TR 

Orderable Part Number  

AUTOMOTIVE GRADE 

V

(BR)DSS 

40V 

R

DS(on)

   typ. 

700µ

 

I

D (Silicon Limited) 

270A 

             max. 

1000µ

 

Q

g (typical)

 

220nC 

 

DirectFET

®

 

ISOMETRIC 

 

 

L8 

Automotive DirectFET

®

 Power MOSFET  

Applicable DirectFET

®

  Outline and  Substrate Outline   

SB 

SC 

  

  

M2  

M4 

  

L4 

L6 

L8 

  

Description 

The AUIRF7739L2TR combines the latest Automotive HEXFET® Power MOSFET Silicon technology with the advanced DirectFET® packaging to 
achieve the lowest on-state resistance in a package that has the footprint of a DPak (TO-252AA) and only 0.7 mm profile. The DirectFET package is 
compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering 
techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual 
sided cooling to maximize thermal transfer in automotive power systems. 
This HEXFET® Power MOSFET is designed for applications where efficiency and power density are essential. The advanced DirectFET® packaging 
platform coupled with the latest silicon technology allows the AUIRF7739L2TR to offer substantial system level savings and performance improvement 
specifically in motor drive, high frequency DC-DC and other heavy load applications on ICE, HEV and EV platforms. This MOSFET utilizes the latest 
processing techniques to achieve low on-resistance and low Qg per silicon area. Additional features of this MOSFET are 175°C operating junction 
temperature and high repetitive peak current capability. These features combine to make this MOSFET a highly efficient, robust and reliable device for 
high current automotive applications. 

Absolute Maximum Ratings 

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.   These are stress ratings only; and 
functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-
maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under 
board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified. 

  

Parameter Max. 

Units 

V

DS 

Drain-to-Source Voltage 

40 

V  

V

GS 

Gate-to-Source Voltage 

±20 

I

D

 @ T

C

 = 25°C 

Continuous Drain Current, V

GS

 @ 10V (Silicon Limited)  270 

I

D

 @ T

C

 = 100°C 

Continuous Drain Current, V

GS

 @ 10V (Silicon Limited)  190 

I

D

 @ T

A

 = 25°C 

Continuous Drain Current, V

GS

 @ 10V (Silicon Limited)  46 

I

D

 @ T

C

 = 25°C 

Continuous Drain Current, V

GS

 @ 10V (Package Limited)  

375 

I

DM 

Pulsed Drain Current  1070 

P

D

 @T

C

 = 25°C 

Power Dissipation  125 

P

D

 @T

A

 = 25°C 

Power Dissipation  3.8 

E

AS 

Single Pulse Avalanche Energy (Thermally Limited)  270 

E

AS (tested) 

Single Pulse Avalanche Energy (Tested Value)  160 

I

AR 

Avalanche Current  

See Fig. 16, 17, 18a, 18b  

E

AR 

Repetitive Avalanche Energy  

mJ 

T

Peak Soldering Temperature 

270 

°C  

T

J  

Operating Junction and 

-55  to + 175 

T

STG 

Storage Temperature Range 

  

mJ   

 

2015-11-19 

HEXFET® is a registered trademark of Infineon. 
*Qualification standards can be found at 

www.infineon.com

 

  Advanced Process Technology  

 

Optimized for Automotive Motor Drive, DC-DC and 

 

other Heavy Load Applications  

 

Exceptionally Small Footprint and Low Profile  

 

High Power Density  

 

Low Parasitic Parameters 

 

 

Dual Sided Cooling  

 

175°C Operating Temperature  

 

Repetitive Avalanche Capability for Robustness and Reliability  

 

Lead free, RoHS and Halogen free  

 Automotive Qualified * 

 

D

D

S

S

S

S

S

S

S

S

G

/var/www/html/datasheet/sites/default/files/pdfhtml_dummy/auirf7739l2-html.html
background image

 

AUIRF7739L2TR 

 

2015-11-19 

Thermal Resistance  

Symbol Parameter 

Typ. 

Max. 

Units 

R

JA

  

Junction-to-Ambient   

––– 

40 

R

JA

  

Junction-to-Ambient   

12.5 

––– 

R

JA

  

Junction-to-Ambient   

20 

––– 

R

J-Can

  

Junction-to-Can  ––– 

1.2 

R

J-PCB

  

Junction-to-PCB Mounted  

––– 

0.5 

 

Linear Derating Factor  0.83 

W/°C 

°C/W  

Static Electrical Characteristics @ T

J

 = 25°C (unless otherwise specified)  

Symbol Parameter 

Min. 

Typ. 

Max. 

Units 

Conditions 

V

(BR)DSS 

Drain-to-Source Breakdown Voltage 

40 

––– 

––– 

V

GS

 = 0V, I

D

 = 250µA 

V

(BR)DSS

/

T

J  

Breakdown Voltage Temp. Coefficient 

–––  0.008  ––– 

V/°C  Reference to 25°C, I

D

 = 1.0mA 

R

DS(on) 

  

Static Drain-to-Source On-Resistance   

––– 700 1000 µ  V

GS

 = 10V, I

D

 = 160A  

V

GS(th) 

Gate Threshold Voltage 

2.0 

2.8 

4.0 

V

DS

 = V

GS

, I

D

 = 250µA  

V

GS(th)

/

T

J  

Gate Threshold Voltage Coefficient 

––– 

-6.7 

–––  mV/°C 

gfs Forward 

Transconductance 

280 

––– 

––– 

V

DS

 = 10V, I

D

 = 160A 

R

Internal Gate Resistance 

––– 

1.5 

––– 

  

I

DSS 

  

Drain-to-Source Leakage Current   

––– –––  5.0 

µA 

V

DS

 = 40V, V

GS

 = 0V 

––– ––– 250 

V

DS

 = 40V, V

GS

 = 0V, T

J

 = 125°C 

I

GSS 

  

Gate-to-Source Forward Leakage 

––– 

––– 

100 

nA 

V

GS

 = 20V 

Gate-to-Source Reverse Leakage 

––– 

–––  -100 

V

GS

 = -20V 

Dynamic Electrical Characteristics @ T

J

 = 25°C (unless otherwise specified)  

Symbol Parameter 

Min. 

Typ. 

Max. 

Units 

Conditions 

Q

Total Gate Charge 

––– 

220 

330 

nC  

V

DS

 = 20V 

Q

gs1 

Gate-to-Source Charge 

––– 

46 

––– 

V

GS

 = 10V 

Q

gs2 

Gate-to-Source Charge 

––– 

19 

––– 

I

D

 = 160A 

Q

gd 

Gate-to-Drain ("Miller") Charge 

––– 

81 

 

See Fig.11 

Q

godr 

Gate Charge Overdrive 

––– 

74 

––– 

 

Q

sw 

Switch Charge (Q

gs2

 + Q

gd

) ––– 

100 

––– 

 

Q

oss 

Output Charge 

––– 

83 

––– 

nC  V

DS

 = 16V, V

GS

 = 0V 

t

d(on) 

Turn-On Delay Time 

––– 

21 

––– 

ns 

V

DD

 = 20V, V

GS

 = 10V   

t

Rise Time 

––– 

71 

––– 

I

D

 = 160A 

t

d(off) 

Turn-Off Delay Time 

––– 

56 

––– 

R

G

 = 1.8

 

t

Fall Time 

––– 

42 

––– 

 

C

iss 

Input Capacitance 

–––  11880  ––– 

pF 

V

GS

 = 0V 

C

oss 

Output Capacitance 

–––  2510  ––– 

V

DS

 = 25V 

C

rss 

Reverse Transfer Capacitance 

–––  1240  ––– 

ƒ = 1.0 MHz 

C

oss 

Output Capacitance 

–––  8610  ––– 

V

GS

 = 0V, V

DS

 = 1.0V, ƒ = 1.0 MHz 

C

oss 

Output Capacitance 

–––  2230  ––– 

V

GS

 = 0V, V

DS

 = 32V, ƒ = 1.0 MHz 

C

oss eff. 

Effective Output Capacitance 

–––  3040  ––– 

V

GS

 = 0V, V

DS

 = 0V to 32V 

Notes  through  are on page 3   

/var/www/html/datasheet/sites/default/files/pdfhtml_dummy/auirf7739l2-html.html
background image

 

AUIRF7739L2TR 

 

2015-11-19 

Diode Characteristics 

 

 

 

 

 

Symbol 

        Parameter 

Min.  Typ.  Max.  Units 

Conditions 

I

  

Continuous Source Current  

–––    –––    110 

A  

MOSFET symbol 

(Body Diode) 

showing  the 

I

SM 

  

Pulsed Source Current 

–––    –––   

integral reverse 

(Body Diode)  

p-n junction diode. 

V

SD 

Diode Forward Voltage 

––– 

––– 

1.3 

T

J

 = 25°C, I

S

 = 160A, V

GS

 = 0V  

t

rr 

   

Reverse Recovery Time   

––– 87 130  ns  T

J

 = 25°C, I

F

 = 160A, V

DD

 = 20V 

Q

rr 

  

Reverse Recovery Charge   

––– 250 380  nC  dv/dt = 100A/µs  

1070 

 Surface mounted on 1 in. 

square Cu board  (still air). 

 Mounted on minimum 

footprint full size board with 
metalized back and with small 
clip heatsink (still air). 

 Mounted to a PCB with 

small clip heatsink (still air) 

  Click on this section to link to the appropriate technical paper. 

  Click on this section to link to the DirectFET

®

  Website. 

  Surface mounted on 1 in. square Cu board, steady state. 

  T

C

 measured with thermocouple mounted to top (Drain) of part. 

  Repetitive rating;  pulse width limited by max. junction temperature. 

 Starting T

J

 = 25°C, L = 0.021mH, R

G

 = 25

, I

AS

 = 160A. 

 Pulse width 

 400µs; duty cycle  2%. 

  Used double sided cooling, mounting pad with large heatsink. 

  Mounted on minimum footprint full size board with metalized back and with small clip heat sink. 

  R

 is measured at T

J

 of approximately 90°C. 

D

S

G

/var/www/html/datasheet/sites/default/files/pdfhtml_dummy/auirf7739l2-html.html
background image

 

AUIRF7739L2TR 

 

2015-11-19 

Fig. 3 

Typical On-Resistance vs. Gate Voltage

 

 

Fig. 1 Typical Output Characteristics 

Fig 5.   Typical Transfer Characteristics

 

Fig 6.  Normalized On-Resistance vs. Temperature

 

 

Fig. 2 Typical Output Characteristics 

0.1

1

10

100

1000

VDS, Drain-to-Source Voltage (V)

0.1

1

10

100

1000

I D

, D

ra

in

-t

o

-S

ou

rc

e

 C

u

rr

en

(A

)

VGS

TOP           15V

10V

8.0V

7.0V

6.0V

5.5V

5.0V

BOTTOM

4.5V

60µs PULSE WIDTH

Tj = 25°C

4.5V

0.1

1

10

100

1000

VDS, Drain-to-Source Voltage (V)

10

100

1000

I D

, D

ra

in

-t

o-

S

ou

rc

C

u

rr

en

t (

A

)

4.5V

60µs PULSE WIDTH

Tj = 175°C

VGS

TOP           15V

10V

8.0V

7.0V

6.0V

5.5V

5.0V

BOTTOM

4.5V

5.0

5.5

6.0

6.5

7.0

7.5

8.0

VGS, Gate -to -Source Voltage  (V)

0

2

4

6

8

10

R

D

S

(o

n)

,  

D

ra

in

-t

-S

ou

rc

O

R

es

is

ta

nc

(m

)

ID = 160A

TJ = 125°C

TJ = 25°C

0

40

80

120

160

200

ID , Drain Current (A)

0.85

0.86

0.87

0.88

0.89

0.90

0.91

0.92

0.93

R

D

S

 (

on

, D

ra

in

-t

o-

S

ou

rc

O

R

es

is

ta

nc

(m

)

VGS = 10V

2

3

4

5

6

7

8

VGS, Gate-to-Source Voltage (V)

0.1

1

10

100

1000

I D

, D

ra

in

-t

o-

S

ou

rc

C

ur

re

nt

 

(A

)

TJ = 25°C

TJ = 175°C

VDS = 25V

60µs PULSE WIDTH

-60 -40 -20 0 20 40 60 80 100120140160180

TJ , Junction Temperature (°C)

0.5

1.0

1.5

2.0

R

D

S

(o

n)

 ,

 D

ra

in

-t

o-

S

ou

rc

O

R

es

is

ta

nc

   

   

   

   

   

   

   

 (

N

or

m

al

iz

ed

)

ID = 160A

VGS = 10V

Fig. 4 

Typical On-Resistance vs. Drain Current

 

 

/var/www/html/datasheet/sites/default/files/pdfhtml_dummy/auirf7739l2-html.html
background image

 

AUIRF7739L2TR 

 

2015-11-19 

 

Fig 8.  Typical Source-Drain Diode Forward Voltage 

Fig. 7 Typical Threshold Voltage vs. 

Junction Temperature 

Fig 9.  Typical Forward Trans conductance vs. Drain Current 

Fig 10.  Typical Capacitance vs. Drain-to-Source Voltage 

-75 -50 -25 0 25 50 75 100 125 150 175 200

TJ , Temperature ( °C )

1.0

1.5

2.0

2.5

3.0

3.5

4.0

4.5

5.0

V

G

S

(t

h)

,  G

at

th

re

sh

ol

V

ol

ta

ge

 (

V

)

ID = 250µA

ID = 1.0mA

ID = 1.0A

0.0

0.5

1.0

1.5

2.0

2.5

3.0

VSD, Source-to-Drain Voltage (V)

1.0

10

100

1000

I S

D

, R

ev

er

se

 D

ra

in

 C

ur

re

nt

 (

A

)

TJ = 25°C

TJ = 175°C

VGS = 0V

0

25

50

75

100

125

150

ID,Drain-to-Source Current (A)

0

25

50

75

100

125

150

G

fs

, F

or

w

ar

T

ra

ns

co

nd

uc

ta

nc

(S

)

TJ = 25°C

TJ = 175°C

VDS = 10V 
20µs PULSE WIDTH

1

10

100

VDS, Drain-to-Source Voltage (V)

1000

10000

100000

C

, C

ap

ac

ita

nc

(p

F

)

VGS   = 0V,       f = 1 MHZ

Ciss    = Cgs + Cgd,  C ds SHORTED
Crss    = Cgd 
Coss   = Cds + Cgd

Coss

Crss

Ciss

0

50

100

150

200

250

300

 QG,  Total Gate Charge (nC)

0.0

2.0

4.0

6.0

8.0

10.0

12.0

14.0

V

G

S

, G

at

e-

to

-S

ou

rc

V

ol

ta

ge

 (

V

)

VDS= 32V

VDS= 20V

ID= 160A

Fig 11.  Typical Gate Charge vs.  

 Gate-to-Source Voltage 

25

50

75

100

125

150

175

 TC , Case Temperature (°C)

0

50

100

150

200

250

300

I D

,   

D

ra

in

 C

ur

re

nt

 (

A

)

Fig 12. Maximum Drain Current vs. Case Temperature 

/var/www/html/datasheet/sites/default/files/pdfhtml_dummy/auirf7739l2-html.html
background image

 

AUIRF7739L2TR 

 

2015-11-19 

Fig 16.  Typical Avalanche Current vs. Pulse Width  

Fig 14. Maximum Avalanche Energy vs. Temperature 

Fig 15.  Maximum Effective Transient Thermal Impedance, Junction-to-Case  

Fig 13.  Maximum Safe Operating Area 

0

1

10

100

VDS, Drain-to-Source Voltage (V)

1

10

100

1000

10000

I D

,  

D

ra

in

-t

o-

S

ou

rc

C

ur

re

nt

 (

A

)

OPERATION IN THIS AREA 

LIMITED BY R DS(on)

Tc = 25°C

Tj = 175°C

Single Pulse

100µsec

1msec

10msec

DC

25

50

75

100

125

150

175

Starting TJ , Junction Temperature (°C)

0

100

200

300

400

500

600

700

800

900

1000

1100

E

A

S

 , 

S

in

gl

P

ul

se

 A

va

la

nc

he

 E

ne

rg

(m

J)

ID

TOP         29A

46A

BOTTOM 160A

1E-006

1E-005

0.0001

0.001

0.01

0.1

1

t1 , Rectangular Pulse Duration (sec)

0.0001

0.001

0.01

0.1

1

10

T

he

rm

al

 R

es

po

ns

Z

 th

JC

 )

 °

C

/W

0.20

0.10

D = 0.50

0.02

0.01

0.05

SINGLE PULSE

( THERMAL RESPONSE )

Notes:

1. Duty Factor D = t1/t2

2. Peak Tj = P dm x Zthjc + Tc

J

J

1

1

2

2

3

3

R

1

R

1

R

2

R

2

R

3

R

3

Ci= 

iRi

Ci= 

iRi

C

C

4

4

R

4

R

4

0.1080 

0.000171 

0.6140 

0.053914 

0.4520 

0.006099 

1.47e-05 

0.036168 

Ri (°C/W) 

i (sec)

1.0E-06

1.0E-05

1.0E-04

1.0E-03

1.0E-02

1.0E-01

tav (sec)

0.1

1

10

100

1000

A

va

la

nc

he

 C

ur

re

nt

 (

A

)

0.05

Duty Cycle = Single Pulse

0.10

Allowed avalanche Current vs avalanche 
pulsewidth, tav, assuming 

j = 25°C and 

Tstart = 150°C.

0.01

Allowed avalanche Current vs avalanche 
pulsewidth, tav, assuming 

Tj = 150°C and 

Tstart =25°C (Single Pulse)

/var/www/html/datasheet/sites/default/files/pdfhtml_dummy/auirf7739l2-html.html
background image

 

AUIRF7739L2TR 

 

2015-11-19 

Notes on Repetitive Avalanche Curves , Figures 16, 17: 
(For further info, see AN-1005 at www.infineon.com)
 
1.  Avalanche failures assumption:  
 

Purely a thermal phenomenon and failure occurs at a temperature far in  

 

excess of T

jmax

. This is validated for every part type. 

2.  Safe operation in Avalanche is allowed as long as T

jmax

 is not exceeded. 

3.   Equation below based on circuit and waveforms shown in Figures 18a, 18b. 
4.   P

D (ave) 

= Average power dissipation per single avalanche pulse. 

5.   BV = Rated breakdown voltage (1.3 factor accounts for voltage increase  
 during 

avalanche). 

6.   I

av 

= Allowable avalanche current. 

7. 

T

 = 

Allowable rise in junction temperature, not to exceed

 

T

jmax 

(assumed as  

 

25°C in Figure 16, 17).  

 

t

av = 

Average time in avalanche. 

 

D = Duty cycle in avalanche =  t

av 

·f 

 

Z

thJC

(D, t

av

) = Transient thermal resistance, see Figures 15) 

 

P

D (ave)

 = 1/2 ( 1.3·BV·I

av

) = 

T/ Z

thJC

 

I

av

 = 2

T/ [1.3·BV·Z

th

E

AS (AR) 

= P

D (ave)

·t

av

 

Fig 18a.  Unclamped Inductive Test Circuit 

Fig 18b.  Unclamped Inductive Waveforms 

Fig 19a.  Gate Charge Test Circuit 

Fig 19b.   Gate Charge Waveform 

VDD 

Fig 20a.  Switching Time Test Circuit 

Fig 20b.  Switching Time Waveforms 

25

50

75

100

125

150

175

Starting TJ , Junction Temperature (°C)

0

50

100

150

200

250

300

E

A

R

 , 

A

va

la

nc

he

 E

ne

rg

(m

J)

TOP          Single Pulse                
BOTTOM   1.0% Duty  Cy cle
ID = 160A

Fig 17.  Maximum Avalanche Energy vs. Temperature 

/var/www/html/datasheet/sites/default/files/pdfhtml_dummy/auirf7739l2-html.html
background image

 

AUIRF7739L2TR 

 

2015-11-19 

DirectFET

®

  Board Footprint, L8  (Large Size Can). 

Please see DirectFET

®

  application note AN-1035 for all details regarding the assembly of DirectFET

®

 .  

This includes all recommendations for stencil and  substrate designs.

  

Note: For the most current drawing please refer to IR website at 

http://www.irf.com/package/

 

G = GATE

D = DRAIN

S = SOURCE

D

D

D

D

D

D

S

S

S

S

G

S

S

S

S

/var/www/html/datasheet/sites/default/files/pdfhtml_dummy/auirf7739l2-html.html
background image

 

AUIRF7739L2TR 

 

2015-11-19 

DirectFET

®

  Outline Dimension, L8  (Large Size Can). 

Please see DirectFET

®

  application note AN-1035 for all details regarding the assembly of DirectFET

®

 . This includes 

all recommendations for stencil and  substrate designs. 

DirectFET

® 

 Part Marking 

Note: For the most current drawing please refer to IR website at 

http://www.irf.com/package/

 

/var/www/html/datasheet/sites/default/files/pdfhtml_dummy/auirf7739l2-html.html
background image

 

AUIRF7739L2TR 

10 

 

2015-11-19 

DirectFET

® 

 Tape & Reel Dimension (Showing component orientation)  

Note: For the most current drawing please refer to IR website at 

http://www.irf.com/package/

 

REEL DIMENSIONS

NOTE: Controlling dimensions in mm
Std reel quantity is 4000 parts, ordered as AUIRF7739L2TR.

MAX

N.C
N.C

0.520

N.C

3.940
0.880
0.720
0.760

IMPERIAL

MIN

330.00

20.20

12.80

1.50

99.00

N.C

16.40
15.90

STANDARD OPTION (QTY 4000)

CODE

  A
  B
  C
  D
  E

  F

  G

  H

MAX

N.C
N.C

13.20

N.C

100.00

22.40

18.40
19.40

MIN

12.992

0.795
0.504
0.059
3.900

N.C

0.650
0.630

METRIC

Maker
Infineon Technologies